{"id":"https://openalex.org/W2899605901","doi":"https://doi.org/10.1109/ewdts.2018.8524748","title":"Impact of Resistive Open and Bridge Defects on the SET Robustness of Standard CMOS Combinational Logic","display_name":"Impact of Resistive Open and Bridge Defects on the SET Robustness of Standard CMOS Combinational Logic","publication_year":2018,"publication_date":"2018-09-01","ids":{"openalex":"https://openalex.org/W2899605901","doi":"https://doi.org/10.1109/ewdts.2018.8524748","mag":"2899605901"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2018.8524748","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2018.8524748","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039322577","display_name":"Marko Andjelkovi\u0107","orcid":"https://orcid.org/0000-0001-6419-2062"},"institutions":[{"id":"https://openalex.org/I92894754","display_name":"Innovations for High Performance Microelectronics","ror":"https://ror.org/0489gab80","country_code":"DE","type":"facility","lineage":["https://openalex.org/I315704651","https://openalex.org/I92894754"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Marko Andjelkovic","raw_affiliation_strings":["IHP, Frankfurt, Oder, Germany"],"affiliations":[{"raw_affiliation_string":"IHP, Frankfurt, Oder, Germany","institution_ids":["https://openalex.org/I92894754"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025739407","display_name":"Zoran Stamenkovi\u0107","orcid":"https://orcid.org/0000-0002-6078-413X"},"institutions":[{"id":"https://openalex.org/I92894754","display_name":"Innovations for High Performance Microelectronics","ror":"https://ror.org/0489gab80","country_code":"DE","type":"facility","lineage":["https://openalex.org/I315704651","https://openalex.org/I92894754"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Zoran Stamenkovic","raw_affiliation_strings":["IHP, Frankfurt, Oder, Germany"],"affiliations":[{"raw_affiliation_string":"IHP, Frankfurt, Oder, Germany","institution_ids":["https://openalex.org/I92894754"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004959402","display_name":"Milo\u0161 Krsti\u0107","orcid":"https://orcid.org/0000-0003-0267-0203"},"institutions":[{"id":"https://openalex.org/I92894754","display_name":"Innovations for High Performance Microelectronics","ror":"https://ror.org/0489gab80","country_code":"DE","type":"facility","lineage":["https://openalex.org/I315704651","https://openalex.org/I92894754"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Milos Krstic","raw_affiliation_strings":["IHP, Frankfurt, Oder, Germany"],"affiliations":[{"raw_affiliation_string":"IHP, Frankfurt, Oder, Germany","institution_ids":["https://openalex.org/I92894754"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111617436","display_name":"Rolf Kraemer","orcid":null},"institutions":[{"id":"https://openalex.org/I51783024","display_name":"Brandenburg University of Technology Cottbus-Senftenberg","ror":"https://ror.org/02wxx3e24","country_code":"DE","type":"education","lineage":["https://openalex.org/I51783024"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rolf Kraemer","raw_affiliation_strings":["Brandenburg University of Technology, Cottbus, Germany"],"affiliations":[{"raw_affiliation_string":"Brandenburg University of Technology, Cottbus, Germany","institution_ids":["https://openalex.org/I51783024"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5039322577"],"corresponding_institution_ids":["https://openalex.org/I92894754"],"apc_list":null,"apc_paid":null,"fwci":0.2575,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.58133632,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"24","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.7100523710250854},{"id":"https://openalex.org/keywords/resistive-touchscreen","display_name":"Resistive touchscreen","score":0.7082551121711731},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6917253732681274},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.670813798904419},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.6576021909713745},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6317223310470581},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.6233782172203064},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.5821050405502319},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5691481828689575},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.528137743473053},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4281077980995178},{"id":"https://openalex.org/keywords/nand-logic","display_name":"NAND logic","score":0.4127853512763977},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3715064525604248},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.30771443247795105},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3012261390686035},{"id":"https://openalex.org/keywords/chemistry","display_name":"Chemistry","score":0.09816431999206543}],"concepts":[{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.7100523710250854},{"id":"https://openalex.org/C6899612","wikidata":"https://www.wikidata.org/wiki/Q852911","display_name":"Resistive touchscreen","level":2,"score":0.7082551121711731},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6917253732681274},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.670813798904419},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.6576021909713745},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6317223310470581},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.6233782172203064},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.5821050405502319},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5691481828689575},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.528137743473053},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4281077980995178},{"id":"https://openalex.org/C7234692","wikidata":"https://www.wikidata.org/wiki/Q4116068","display_name":"NAND logic","level":4,"score":0.4127853512763977},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3715064525604248},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30771443247795105},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3012261390686035},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.09816431999206543},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2018.8524748","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2018.8524748","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W2007506199","https://openalex.org/W2008990681","https://openalex.org/W2030501553","https://openalex.org/W2122747234","https://openalex.org/W2136454820","https://openalex.org/W2138536155","https://openalex.org/W2140871330","https://openalex.org/W2141068710","https://openalex.org/W2142358791","https://openalex.org/W2148121112","https://openalex.org/W2169213530","https://openalex.org/W2294973495","https://openalex.org/W2545074889","https://openalex.org/W3149410719","https://openalex.org/W6674824689","https://openalex.org/W6680582669"],"related_works":["https://openalex.org/W2531550288","https://openalex.org/W2149041233","https://openalex.org/W2171347834","https://openalex.org/W2066042903","https://openalex.org/W3040935927","https://openalex.org/W1993206924","https://openalex.org/W2518564956","https://openalex.org/W2066664769","https://openalex.org/W2607556907","https://openalex.org/W2168546702"],"abstract_inverted_index":{"The":[0],"robustness":[1,151],"of":[2,16,95,105,116,152],"standard":[3,43,153],"CMOS":[4,65],"combinational":[5],"logic":[6,79,154],"gates":[7,155],"to":[8,92,102,131],"Single":[9],"Event":[10],"Transients":[11],"(SETs),":[12],"in":[13,60],"the":[14,32,36,49,81,96,103,123,132,140,149,157],"presence":[15],"resistive":[17,20,85,133,141,158],"open":[18,37,86,142],"and":[19,38,41,83,87,100],"bridge":[21,39,88,159],"defects,":[22,40],"was":[23,26,73,120],"investigated.":[24],"Analysis":[25],"performed":[27],"with":[28],"SPICE":[29],"simulations,":[30],"using":[31],"resistors":[33],"for":[34,47,69,76],"modeling":[35,48],"a":[42,145],"double-exponential":[44],"current":[45],"source":[46],"SET":[50,124,150],"effects.":[51],"Two":[52],"simple":[53],"circuits":[54],"based":[55],"on":[56,148],"NAND":[57],"gate,":[58],"designed":[59],"IHP's":[61],"130":[62],"nm":[63],"bulk":[64],"process,":[66],"were":[67],"employed":[68],"this":[70],"study.":[71],"It":[72],"demonstrated":[74],"that,":[75],"certain":[77],"input":[78],"levels,":[80],"intra-":[82],"inter-gate":[84],"defects":[89,143],"may":[90,127],"lead":[91],"significant":[93],"decrease":[94],"gate's":[97],"critical":[98],"charge,":[99],"thus":[101],"increase":[104,129],"its":[106],"soft":[107],"error":[108],"rate":[109],"(SER)":[110],"by":[111],"more":[112],"than":[113,156],"one":[114],"order":[115],"magnitude.":[117],"Also,":[118],"it":[119],"shown":[121],"that":[122,139],"pulse":[125],"width":[126],"significantly":[128],"due":[130],"defects.":[134,160],"Simulation":[135],"results":[136],"have":[137,144],"confirmed":[138],"stronger":[146],"impact":[147]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}