{"id":"https://openalex.org/W2900163902","doi":"https://doi.org/10.1109/ewdts.2018.8524731","title":"High Quality Factor 5.0 Gbps CTLE Circuit for SERDES Serial Links","display_name":"High Quality Factor 5.0 Gbps CTLE Circuit for SERDES Serial Links","publication_year":2018,"publication_date":"2018-09-01","ids":{"openalex":"https://openalex.org/W2900163902","doi":"https://doi.org/10.1109/ewdts.2018.8524731","mag":"2900163902"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2018.8524731","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2018.8524731","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111904968","display_name":"Vazgen Melikyan","orcid":"https://orcid.org/0000-0002-1667-6860"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Vazgen Sh. Melikyan","raw_affiliation_strings":["Synopsys Armenia Educational Department"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Armenia Educational Department","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088901917","display_name":"Arshavir V. Matevosyan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Arshavir V. Matevosyan","raw_affiliation_strings":["Synopsys Armenia Educational Department"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Armenia Educational Department","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072667028","display_name":"Arman S. Petrosyan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Arman S. Petrosyan","raw_affiliation_strings":["Synopsys Armenia CJSC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Armenia CJSC","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016206086","display_name":"Armen A. Martirosyan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Armen A. Martirosyan","raw_affiliation_strings":["Synopsys Armenia Educational Department"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Armenia Educational Department","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024956387","display_name":"Karen T. Khachikyan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Karen T. Khachikyan","raw_affiliation_strings":["Synopsys Armenia Educational Department"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Armenia Educational Department","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016541569","display_name":"Ruben Musayelyan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ruben H. Musayelyan","raw_affiliation_strings":["Synopsys Armenia Educational Department"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Armenia Educational Department","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005165721","display_name":"Arman S. Trdatvan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Arman S. Trdatvan","raw_affiliation_strings":["Synopsys Armenia Educational Department"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Armenia Educational Department","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054448457","display_name":"David K. Hakobyan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"David K. Hakobyan","raw_affiliation_strings":["Synopsys Armenia Educational Department"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Armenia Educational Department","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":8,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2619,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.5886741,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/serdes","display_name":"SerDes","score":0.8980744481086731},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7214975953102112},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6309683322906494},{"id":"https://openalex.org/keywords/harmonics","display_name":"Harmonics","score":0.6052315831184387},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5993369817733765},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5653454065322876},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.47218409180641174},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.427490770816803},{"id":"https://openalex.org/keywords/serial-communication","display_name":"Serial communication","score":0.4177585244178772},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.337284117937088},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2282765805721283},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2123752236366272},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19893810153007507},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14699921011924744},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10034158825874329}],"concepts":[{"id":"https://openalex.org/C19707634","wikidata":"https://www.wikidata.org/wiki/Q6510662","display_name":"SerDes","level":2,"score":0.8980744481086731},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7214975953102112},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6309683322906494},{"id":"https://openalex.org/C188414643","wikidata":"https://www.wikidata.org/wiki/Q3001183","display_name":"Harmonics","level":3,"score":0.6052315831184387},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5993369817733765},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5653454065322876},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.47218409180641174},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.427490770816803},{"id":"https://openalex.org/C51707140","wikidata":"https://www.wikidata.org/wiki/Q518280","display_name":"Serial communication","level":2,"score":0.4177585244178772},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.337284117937088},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2282765805721283},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2123752236366272},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19893810153007507},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14699921011924744},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10034158825874329},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2018.8524731","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2018.8524731","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6899999976158142,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1576567199","https://openalex.org/W2103702570","https://openalex.org/W2185641641","https://openalex.org/W2801817742"],"related_works":["https://openalex.org/W2145876553","https://openalex.org/W2139221936","https://openalex.org/W2157372760","https://openalex.org/W2734937843","https://openalex.org/W2547446622","https://openalex.org/W2169850132","https://openalex.org/W2560704276","https://openalex.org/W2179392195","https://openalex.org/W2128371445","https://openalex.org/W4389046889"],"abstract_inverted_index":{"A":[0,45],"design":[1],"and":[2,65],"simulation":[3,71],"method":[4],"that":[5],"increases":[6],"the":[7,24],"quality":[8],"factor":[9],"of":[10,26,38],"high":[11],"speed":[12],"receivers":[13],"is":[14,58],"proposed.":[15],"The":[16,56],"proposed":[17],"methodology":[18],"provides":[19],"a":[20,34],"mechanism,":[21],"which":[22],"matches":[23],"bandwidth":[25],"receiver":[27],"to":[28],"applied":[29],"signal's":[30],"frequency":[31],"range.":[32],"As":[33],"result,":[35],"minimizes":[36],"out":[37],"range":[39],"harmonics":[40],"influence":[41],"on":[42],"received":[43],"data.":[44],"mixed":[46,69],"signal":[47],"approach":[48],"with":[49],"an":[50],"additional":[51],"analog":[52],"circuitry":[53],"was":[54],"used.":[55],"system":[57],"designed":[59],"in":[60],"28nm":[61],"CMOS":[62],"technological":[63],"process":[64],"simulated":[66],"using":[67],"Synopsys":[68],"mode":[70],"tools.":[72]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}