{"id":"https://openalex.org/W2899944102","doi":"https://doi.org/10.1109/ewdts.2018.8524673","title":"A Journey from STIL to Verilog","display_name":"A Journey from STIL to Verilog","publication_year":2018,"publication_date":"2018-09-01","ids":{"openalex":"https://openalex.org/W2899944102","doi":"https://doi.org/10.1109/ewdts.2018.8524673","mag":"2899944102"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2018.8524673","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2018.8524673","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080081523","display_name":"Slimane Boutobza","orcid":null},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Slimane Boutobza","raw_affiliation_strings":["Synopsys Inc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Inc","institution_ids":["https://openalex.org/I1335490905"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014173443","display_name":"Sorin Popa","orcid":null},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Sorin Popa","raw_affiliation_strings":["Synopsys Inc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Inc","institution_ids":["https://openalex.org/I1335490905"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077847117","display_name":"A. Costa","orcid":"https://orcid.org/0000-0002-9135-2639"},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Andrea Costa","raw_affiliation_strings":["Synopsys Inc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Inc","institution_ids":["https://openalex.org/I1335490905"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4751,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.64940009,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"1450 99","issue":null,"first_page":"1","last_page":"11"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.849189281463623},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7966903448104858},{"id":"https://openalex.org/keywords/porting","display_name":"Porting","score":0.6502679586410522},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.6229218244552612},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.5966640710830688},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.5109657049179077},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3274771571159363},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3104144334793091},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.16578757762908936},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1656186878681183},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.13292661309242249}],"concepts":[{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.849189281463623},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7966903448104858},{"id":"https://openalex.org/C106251023","wikidata":"https://www.wikidata.org/wiki/Q851989","display_name":"Porting","level":3,"score":0.6502679586410522},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.6229218244552612},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.5966640710830688},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.5109657049179077},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3274771571159363},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3104144334793091},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.16578757762908936},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1656186878681183},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.13292661309242249},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2018.8524673","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2018.8524673","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6100000143051147,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1774391231","https://openalex.org/W2108790509","https://openalex.org/W2162787751","https://openalex.org/W2899999274"],"related_works":["https://openalex.org/W2794617843","https://openalex.org/W3204996834","https://openalex.org/W2761297466","https://openalex.org/W1993477016","https://openalex.org/W4360604918","https://openalex.org/W2171182892","https://openalex.org/W2363746530","https://openalex.org/W2366218715","https://openalex.org/W2143529626","https://openalex.org/W2624620506"],"abstract_inverted_index":{"With":[0,24],"the":[1,8,32,35,68,100,137,144,167,181],"growing":[2],"complexity":[3],"of":[4,10,34,75,126,139,169,198],"System-On-Chips":[5],"(SoCs),":[6],"and":[7,21,49,58,77,80,123,151,165,188,192,205,220],"explosion":[9],"test":[11,14,56],"data":[12],"volume,":[13],"patterns":[15,90],"validation":[16,91,239],"is":[17,37,143,211,228],"becoming":[18],"a":[19,40,127,149],"mandatory":[20],"crucial":[22,94],"step.":[23],"modern":[25],"large":[26],"designs,":[27],"detecting":[28],"most":[29],"issues":[30,66],"at":[31],"level":[33],"ATE":[36,60],"no":[38],"longer":[39],"viable":[41],"solution.":[42],"Recent":[43],"approaches":[44],"rely":[45],"on":[46,67,114],"dedicated":[47],"tools":[48],"flows":[50],"prior":[51],"to":[52,54,61,106,130,157,186],"tester":[53,104,153,184],"validate":[55],"patterns,":[57],"reserve":[59],"only":[62],"screening":[63],"real":[64],"defect":[65],"test-chip.":[69],"This":[70,111],"allows":[71,179],"for":[72,121,196,235],"early":[73],"detection":[74],"successive":[76],"cumulative":[78],"modeling":[79],"processing":[81],"steps.":[82],"In":[83],"[1]":[84],"we":[85],"presented":[86],"an":[87,107,119,131,158,174,212,223],"original":[88],"simulation-based":[89],"approach.":[92],"A":[93],"step":[95],"in":[96],"that":[97,115,147,216,227],"approach":[98,120,210],"was":[99,217],"translation":[101,125],"from":[102,183],"cycle-based":[103],"domain":[105,172,185],"event-based":[108,175],"simulation":[109,190],"domain.":[110],"paper":[112,146],"focuses":[113],"part":[116],"by":[117,222,231],"presenting":[118],"efficient":[122,199],"trustful":[124],"STIL":[128],"file":[129],"equivalent":[132],"HDL":[133,159,187],"(Verilog)":[134,160],"representation.":[135],"To":[136],"best":[138],"our":[140],"knowledge,":[141],"this":[142],"first":[145],"describes":[148],"full":[150],"detailed":[152],"based":[154,171],"language":[155],"(STIL)":[156],"translation,":[161],"thereby":[162],"expressing":[163],"fully":[164],"accurately":[166],"behavior":[168],"cycle":[170],"into":[173],"environment.":[176],"Such":[177],"transformation":[178],"porting":[180],"problem":[182],"logic":[189],"domain,":[191],"exploiting":[193],"their":[194,236],"capabilities":[195],"sake":[197],"validation,":[200],"but":[201],"also,":[202],"debug,":[203],"coverage":[204],"functional":[206],"tests.":[207],"The":[208],"proposed":[209],"industry":[213],"proven":[214],"methodology":[215],"successfully":[218],"implemented":[219],"exploited":[221],"EDA":[224],"tool":[225],"[2]":[226],"now":[229],"used":[230],"several":[232],"semiconductors":[233],"companies":[234],"daily":[237],"pattern":[238],"flows.":[240]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}