{"id":"https://openalex.org/W2899880956","doi":"https://doi.org/10.1109/ewdts.2018.8524626","title":"Process Variation Detection and Self-Calibration Method for High-Speed Serial Links","display_name":"Process Variation Detection and Self-Calibration Method for High-Speed Serial Links","publication_year":2018,"publication_date":"2018-09-01","ids":{"openalex":"https://openalex.org/W2899880956","doi":"https://doi.org/10.1109/ewdts.2018.8524626","mag":"2899880956"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2018.8524626","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2018.8524626","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111904968","display_name":"Vazgen Melikyan","orcid":"https://orcid.org/0000-0002-1667-6860"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Vazgen Sh. Melikyan","raw_affiliation_strings":["Synopsys Armenia Educational Department"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Armenia Educational Department","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016115638","display_name":"Arman S. Trdatyan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Arman S. Trdatyan","raw_affiliation_strings":["Synopsys Armenia Educational Department"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Armenia Educational Department","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016206086","display_name":"Armen A. Martirosyan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Armen A. Martirosyan","raw_affiliation_strings":["Synopsys Armenia Educational Department"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Armenia Educational Department","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024956387","display_name":"Karen T. Khachikyan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Karen T. Khachikyan","raw_affiliation_strings":["Synopsys Armenia Educational Department"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Armenia Educational Department","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038144852","display_name":"Arthur Sahakyan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Arthur S. Sahakyan","raw_affiliation_strings":["Synopsys Armenia Educational Department"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Armenia Educational Department","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072667028","display_name":"Arman S. Petrosyan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Arman S. Petrosyan","raw_affiliation_strings":["Synopsys Armenia Educational Department"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Armenia Educational Department","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027211551","display_name":"Zaven M. Avetisyan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zaven M. Avetisyan","raw_affiliation_strings":["Synopsys Armenia Educational Department"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Armenia Educational Department","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069714471","display_name":"Manvel T. Grigoryan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Manvel T. Grigoryan","raw_affiliation_strings":["Synopsys Armenia Educational Department"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Armenia Educational Department","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":8,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1309,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.50436542,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.6405234336853027},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.6231813430786133},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5985617637634277},{"id":"https://openalex.org/keywords/serial-port","display_name":"Serial port","score":0.5952081084251404},{"id":"https://openalex.org/keywords/usb","display_name":"USB","score":0.5699653029441833},{"id":"https://openalex.org/keywords/transmitter","display_name":"Transmitter","score":0.5688265562057495},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.5522329211235046},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5100146532058716},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4935959577560425},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.48205527663230896},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.46833372116088867},{"id":"https://openalex.org/keywords/pci-express","display_name":"PCI Express","score":0.46583715081214905},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.46373501420021057},{"id":"https://openalex.org/keywords/serial-communication","display_name":"Serial communication","score":0.4380284547805786},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43425604701042175},{"id":"https://openalex.org/keywords/usb-hub","display_name":"USB hub","score":0.4228295087814331},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3750186562538147},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3587632477283478},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3248289227485657},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19769391417503357},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15106996893882751},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.12606272101402283},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.10392865538597107}],"concepts":[{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.6405234336853027},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.6231813430786133},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5985617637634277},{"id":"https://openalex.org/C102349902","wikidata":"https://www.wikidata.org/wiki/Q385390","display_name":"Serial port","level":3,"score":0.5952081084251404},{"id":"https://openalex.org/C507366226","wikidata":"https://www.wikidata.org/wiki/Q42378","display_name":"USB","level":3,"score":0.5699653029441833},{"id":"https://openalex.org/C47798520","wikidata":"https://www.wikidata.org/wiki/Q190157","display_name":"Transmitter","level":3,"score":0.5688265562057495},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.5522329211235046},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5100146532058716},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4935959577560425},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.48205527663230896},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.46833372116088867},{"id":"https://openalex.org/C64270927","wikidata":"https://www.wikidata.org/wiki/Q206924","display_name":"PCI Express","level":3,"score":0.46583715081214905},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.46373501420021057},{"id":"https://openalex.org/C51707140","wikidata":"https://www.wikidata.org/wiki/Q518280","display_name":"Serial communication","level":2,"score":0.4380284547805786},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43425604701042175},{"id":"https://openalex.org/C61361435","wikidata":"https://www.wikidata.org/wiki/Q850053","display_name":"USB hub","level":4,"score":0.4228295087814331},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3750186562538147},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3587632477283478},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3248289227485657},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19769391417503357},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15106996893882751},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.12606272101402283},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.10392865538597107},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.0},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2018.8524626","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2018.8524626","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1597620877","https://openalex.org/W2062684659","https://openalex.org/W2130942186","https://openalex.org/W4231501498"],"related_works":["https://openalex.org/W4385374337","https://openalex.org/W2085719533","https://openalex.org/W2048420745","https://openalex.org/W2390785414","https://openalex.org/W2349446594","https://openalex.org/W2110115737","https://openalex.org/W3153612247","https://openalex.org/W2347746029","https://openalex.org/W2355117665","https://openalex.org/W2369113015"],"abstract_inverted_index":{"Transmitters'":[0],"output":[1,74,123],"signal":[2,124],"correction":[3],"is":[4,38,82],"very":[5],"important":[6],"for":[7],"high":[8],"speed":[9,37],"serial":[10],"link":[11],"standards":[12],"such":[13],"as":[14],"Universal":[15],"Serial":[16],"Bus":[17],"(USB),":[18],"X":[19],"Attachment":[20],"Unit":[21],"Interface":[22],"(XAUI),":[23],"Peripheral":[24],"Component":[25],"Interconnect":[26],"(PCI),":[27],"Double":[28],"Data":[29],"Rate":[30],"(DDR)":[31],"etc.":[32],"Day":[33],"by":[34],"day":[35],"interface":[36],"increasing":[39],"so":[40],"some":[41],"requirements":[42],"become":[43],"more":[44],"affluent.":[45],"For":[46],"example,":[47],"previously":[48],"there":[49,66],"were":[50],"not":[51],"necessity":[52],"to":[53,115],"have":[54],"exactly":[55,128],"the":[56,72,91,129],"same":[57,130],"rise/fall":[58],"times,":[59],"exact":[60],"50%":[61],"duty":[62],"cycle":[63],"however":[64],"nowadays":[65],"are.":[67],"A":[68],"method":[69],"of":[70,101,125,136],"designing":[71],"transmitter":[73,126],"driver":[75],"which":[76],"has":[77,127],"independence":[78],"from":[79],"process":[80],"variations":[81],"presented":[83],"in":[84],"this":[85],"paper.":[86],"The":[87],"proposed":[88],"architecture":[89],"provides":[90],"equality":[92],"between":[93,103],"rise":[94,131],"and":[95,105,108,132],"fall":[96,133],"times.":[97],"System":[98],"checks":[99],"differences":[100],"speeds":[102],"NMOS":[104],"PMOS":[106],"transistors":[107],"adding":[109],"or":[110,117],"removing":[111],"parallel":[112],"transistor":[113],"accordingly":[114],"slowest":[116],"fastest":[118],"one.":[119],"As":[120],"a":[121],"result,":[122],"times":[134],"regardless":[135],"process.":[137]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}