{"id":"https://openalex.org/W2770368749","doi":"https://doi.org/10.1109/ewdts.2017.8110129","title":"Self-checking synchronous FSM network design for path delay faults","display_name":"Self-checking synchronous FSM network design for path delay faults","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2770368749","doi":"https://doi.org/10.1109/ewdts.2017.8110129","mag":"2770368749"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2017.8110129","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2017.8110129","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066991394","display_name":"S. Ostanin","orcid":"https://orcid.org/0000-0002-4204-4808"},"institutions":[{"id":"https://openalex.org/I196355604","display_name":"National Research Tomsk State University","ror":"https://ror.org/02he2nc27","country_code":"RU","type":"education","lineage":["https://openalex.org/I196355604"]}],"countries":["RU"],"is_corresponding":true,"raw_author_name":"S. Ostanin","raw_affiliation_strings":["National Research Tomsk State University (TSU), Russia"],"affiliations":[{"raw_affiliation_string":"National Research Tomsk State University (TSU), Russia","institution_ids":["https://openalex.org/I196355604"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5066991394"],"corresponding_institution_ids":["https://openalex.org/I196355604"],"apc_list":null,"apc_paid":null,"fwci":3.8304,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.95023217,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.642595648765564},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5541672110557556},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.545174777507782},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.521988034248352},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.5200412273406982},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4723430871963501},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4353444278240204},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.43457168340682983},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.4213276505470276},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4203593134880066},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19985201954841614},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14208394289016724},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0702785849571228},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06812885403633118}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.642595648765564},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5541672110557556},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.545174777507782},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.521988034248352},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.5200412273406982},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4723430871963501},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4353444278240204},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.43457168340682983},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4213276505470276},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4203593134880066},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19985201954841614},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14208394289016724},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0702785849571228},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06812885403633118},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2017.8110129","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2017.8110129","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320324099","display_name":"Russian Science Foundation","ror":"https://ror.org/03y2gwe85"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W62484767","https://openalex.org/W1502955189","https://openalex.org/W1970377859","https://openalex.org/W2002675672","https://openalex.org/W2049094416","https://openalex.org/W2076275614","https://openalex.org/W2135046522","https://openalex.org/W2285635115","https://openalex.org/W2586174556","https://openalex.org/W6630066588"],"related_works":["https://openalex.org/W2535130387","https://openalex.org/W2205347728","https://openalex.org/W2188166871","https://openalex.org/W2045651232","https://openalex.org/W1531819087","https://openalex.org/W2017650358","https://openalex.org/W3013757523","https://openalex.org/W2096532933","https://openalex.org/W2783755876","https://openalex.org/W2141941412"],"abstract_inverted_index":{"Growth":[0],"of":[1,9,15,37,43,52,58,79,84,97,114,119,135,141,152,167],"nanometer":[2],"electronic":[3],"components":[4],"increases":[5],"requirements":[6],"to":[7,21,32,95],"testing":[8,17],"the":[10,85,120,146,156,165],"logic":[11,108,128],"circuits.":[12],"In":[13],"frame":[14],"conventional":[16],"becomes":[18],"not":[19],"enough":[20],"detect":[22],"stuck-at":[23],"faults":[24,66,92],"at":[25,87],"circuits'":[26],"gate":[27],"poles":[28],"it":[29],"is":[30,46,67,143],"necessary":[31],"test":[33],"timing":[34,44],"defects.":[35],"One":[36],"a":[38,54,104],"convenient":[39],"and":[40,126,162],"popular":[41],"model":[42],"defects":[45],"path":[47,64,90,136],"delay":[48,65,91,137],"faults.":[49,138],"A":[50],"technique":[51],"designing":[53],"self-checking":[55],"synchronous":[56],"network":[57,86],"Finite":[59],"State":[60,147],"Machines":[61],"(FSMs)":[62],"for":[63,110,159],"suggested.":[68],"Checkers":[69],"observe":[70],"outputs":[71,96],"only":[72],"external":[73],"FSMs,":[74],"i.e.":[75],"FSMs":[76,122,153],"output":[77,82,117],"lines":[78,83,118],"which":[80],"are":[81,100,130],"whole.":[88],"Single":[89],"from":[93,145],"inputs":[94],"each":[98],"FSM":[99,142],"contemplated.":[101],"We":[102],"use":[103],"multilevel":[105,125],"or":[106],"factorized":[107,127],"synthesis":[109,129],"monotonous":[111],"(unate)":[112],"realization":[113,140],"FSM.":[115],"On":[116],"corresponding":[121],"synthesized":[123],"by":[124],"provided":[131],"an":[132],"unidirectional":[133],"manifestation":[134],"Monotonous":[139],"obtained":[144],"Transition":[148],"Graph":[149],"(STG)":[150],"description":[151],"with":[154],"using":[155],"(m,":[157],"n)-code":[158],"states":[160],"encoding":[161],"negligible":[163],"enlarge":[164],"products":[166],"STG.":[168]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":8}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}