{"id":"https://openalex.org/W4241572859","doi":"https://doi.org/10.1109/ewdts.2017.8110101","title":"Detection and masking of Trojan Circuits in sequential logic","display_name":"Detection and masking of Trojan Circuits in sequential logic","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W4241572859","doi":"https://doi.org/10.1109/ewdts.2017.8110101"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2017.8110101","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2017.8110101","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036007790","display_name":"A. Matrosova","orcid":null},"institutions":[{"id":"https://openalex.org/I196355604","display_name":"National Research Tomsk State University","ror":"https://ror.org/02he2nc27","country_code":"RU","type":"education","lineage":["https://openalex.org/I196355604"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"A. Matrosova","raw_affiliation_strings":["Tomsk State University, Russia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tomsk State University, Russia","institution_ids":["https://openalex.org/I196355604"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036159613","display_name":"E. Mitrofanov","orcid":null},"institutions":[{"id":"https://openalex.org/I196355604","display_name":"National Research Tomsk State University","ror":"https://ror.org/02he2nc27","country_code":"RU","type":"education","lineage":["https://openalex.org/I196355604"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"E. Mitrofanov","raw_affiliation_strings":["Tomsk State University, Russia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tomsk State University, Russia","institution_ids":["https://openalex.org/I196355604"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088891967","display_name":"S. Ostanin","orcid":null},"institutions":[{"id":"https://openalex.org/I196355604","display_name":"National Research Tomsk State University","ror":"https://ror.org/02he2nc27","country_code":"RU","type":"education","lineage":["https://openalex.org/I196355604"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"S. Ostanin","raw_affiliation_strings":["Tomsk State University, Russia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tomsk State University, Russia","institution_ids":["https://openalex.org/I196355604"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054205153","display_name":"E. Nikolaeva","orcid":null},"institutions":[{"id":"https://openalex.org/I196355604","display_name":"National Research Tomsk State University","ror":"https://ror.org/02he2nc27","country_code":"RU","type":"education","lineage":["https://openalex.org/I196355604"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"E. Nikolaeva","raw_affiliation_strings":["Tomsk State University, Russia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tomsk State University, Russia","institution_ids":["https://openalex.org/I196355604"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I196355604"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.3419719,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9715999960899353,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.932200014591217,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.868018627166748},{"id":"https://openalex.org/keywords/binary-decision-diagram","display_name":"Binary decision diagram","score":0.7294281125068665},{"id":"https://openalex.org/keywords/controllability","display_name":"Controllability","score":0.7087270617485046},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6600675582885742},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.6250009536743164},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6051759719848633},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5892711877822876},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.584962010383606},{"id":"https://openalex.org/keywords/masking","display_name":"Masking (illustration)","score":0.5404359698295593},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.536271870136261},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.5232630968093872},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.5213593244552612},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.49310609698295593},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.46096134185791016},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.45381468534469604},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.4329957365989685},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.35612165927886963},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.25281399488449097},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.20153439044952393},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1396191418170929},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08746999502182007}],"concepts":[{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.868018627166748},{"id":"https://openalex.org/C3309909","wikidata":"https://www.wikidata.org/wiki/Q864155","display_name":"Binary decision diagram","level":2,"score":0.7294281125068665},{"id":"https://openalex.org/C48209547","wikidata":"https://www.wikidata.org/wiki/Q1331104","display_name":"Controllability","level":2,"score":0.7087270617485046},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6600675582885742},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.6250009536743164},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6051759719848633},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5892711877822876},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.584962010383606},{"id":"https://openalex.org/C2777402240","wikidata":"https://www.wikidata.org/wiki/Q6783436","display_name":"Masking (illustration)","level":2,"score":0.5404359698295593},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.536271870136261},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.5232630968093872},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.5213593244552612},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.49310609698295593},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.46096134185791016},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.45381468534469604},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4329957365989685},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.35612165927886963},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.25281399488449097},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.20153439044952393},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1396191418170929},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08746999502182007},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2017.8110101","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2017.8110101","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2002675672","https://openalex.org/W2012032225","https://openalex.org/W2151668694","https://openalex.org/W2546946922","https://openalex.org/W2559853455","https://openalex.org/W2568219865","https://openalex.org/W2578660235","https://openalex.org/W6731178290"],"related_works":["https://openalex.org/W2133001125","https://openalex.org/W2110968362","https://openalex.org/W4238178324","https://openalex.org/W2163776294","https://openalex.org/W3141297747","https://openalex.org/W4248668797","https://openalex.org/W2111485030","https://openalex.org/W4390345338","https://openalex.org/W2106889348","https://openalex.org/W1936629927"],"abstract_inverted_index":{"A":[0],"technique":[1,21],"of":[2,6,32,63,76,108,113,116,141,146],"finding":[3],"a":[4,93],"set":[5],"sequential":[7,51,118],"circuit":[8,52],"nodes":[9],"in":[10,61],"which":[11,62],"Trojan":[12],"Circuits":[13],"(TC)":[14],"may":[15,66,104],"be":[16,67,105],"implanted":[17],"is":[18,22,154],"suggested.":[19],"The":[20,87],"based":[23],"on":[24,56,79,143],"applying":[25,92],"the":[26,39,43,82,109,114,117,127,137],"precise":[27,74],"(not":[28],"heuristic)":[29],"random":[30],"estimations":[31,40,88,138],"internal":[33,84],"node":[34,85],"observability":[35],"and":[36,47,58,130],"controllability.":[37],"Getting":[38],"we":[41,72,100],"at":[42],"same":[44],"time":[45],"derive":[46],"compactly":[48],"represent":[49],"all":[50],"full":[53],"states":[54],"(depending":[55],"input":[57],"state":[59],"variables)":[60],"that":[64,102],"TC":[65,77,103],"switched":[68],"on.":[69],"It":[70],"means":[71,140],"obtain":[73],"description":[75],"switch":[78],"area":[80,111],"for":[81,126,135],"corresponding":[83],"v.":[86],"are":[89,133,149],"computed":[90],"with":[91],"State":[94],"Transition":[95],"Graph":[96],"(STG)":[97],"description,":[98],"if":[99],"suppose":[101],"inserted":[106],"out":[107],"working":[110],"(out":[112],"specification)":[115],"circuit.":[119],"Reduced":[120],"Ordered":[121],"Binary":[122],"Decision":[123],"Diagrams":[124],"(ROBDDs)":[125],"combinational":[128],"part":[129],"its":[131],"fragments":[132],"applied":[134],"getting":[136],"by":[139],"operations":[142],"ROBDDs.":[144],"Techniques":[145],"masking":[147],"TCs":[148],"proposed.":[150],"Masking":[151],"sub-circuits":[152],"overhead":[153],"appreciated.":[155]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}