{"id":"https://openalex.org/W2769205531","doi":"https://doi.org/10.1109/ewdts.2017.8110073","title":"Automated flow for test pattern creation for IPs in SoC","display_name":"Automated flow for test pattern creation for IPs in SoC","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2769205531","doi":"https://doi.org/10.1109/ewdts.2017.8110073","mag":"2769205531"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2017.8110073","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2017.8110073","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059579376","display_name":"D. Sargsyan","orcid":null},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"D. Sargsyan","raw_affiliation_strings":["Synopsys"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys","institution_ids":["https://openalex.org/I1335490905"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041707514","display_name":"G. Harutyunyan","orcid":"https://orcid.org/0000-0002-9709-8336"},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"G. Harutyunyan","raw_affiliation_strings":["Synopsys"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys","institution_ids":["https://openalex.org/I1335490905"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044147350","display_name":"S. Shoukourian","orcid":null},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"S. Shoukourian","raw_affiliation_strings":["Synopsys"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys","institution_ids":["https://openalex.org/I1335490905"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108606295","display_name":"Y. Zorian","orcid":null},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Y. Zorian","raw_affiliation_strings":["Synopsys"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys","institution_ids":["https://openalex.org/I1335490905"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1335490905"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13795409,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7583685517311096},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.677879810333252},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.4680701494216919},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4418075382709503},{"id":"https://openalex.org/keywords/information-flow","display_name":"Information flow","score":0.4372367560863495},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.4312211275100708},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3524736166000366},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3337790369987488},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.16490116715431213},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.078704833984375}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7583685517311096},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.677879810333252},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.4680701494216919},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4418075382709503},{"id":"https://openalex.org/C2779136372","wikidata":"https://www.wikidata.org/wiki/Q10283002","display_name":"Information flow","level":2,"score":0.4372367560863495},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.4312211275100708},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3524736166000366},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3337790369987488},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.16490116715431213},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.078704833984375},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2017.8110073","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2017.8110073","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6299999952316284}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1487165447","https://openalex.org/W1576317492","https://openalex.org/W2007082003","https://openalex.org/W2011616113","https://openalex.org/W2073581712"],"related_works":["https://openalex.org/W2195904091","https://openalex.org/W2381415338","https://openalex.org/W2365404242","https://openalex.org/W2370319203","https://openalex.org/W4241844845","https://openalex.org/W1980767016","https://openalex.org/W1854591799","https://openalex.org/W1528221867","https://openalex.org/W1969049073","https://openalex.org/W2760697131"],"abstract_inverted_index":{"With":[0],"the":[1,30,50],"increasing":[2],"technological":[3],"complexity":[4],"modern":[5],"SoC":[6],"designs":[7],"continue":[8],"to":[9,23,41],"grow":[10],"in":[11],"size":[12],"and":[13,33,59],"involve":[14],"increasingly":[15],"more":[16],"IPs.":[17],"Therefore,":[18],"it":[19],"becomes":[20],"much":[21],"harder":[22],"complete":[24],"testing":[25],"of":[26,52,61],"large":[27],"SoCs":[28],"within":[29],"desired":[31],"schedule":[32],"cost.":[34],"Usually":[35],"an":[36,72],"automated":[37],"hierarchical":[38,80],"test":[39,62],"helps":[40],"solve":[42],"this":[43,70],"problem":[44],"efficiently":[45],"but":[46],"for":[47,75,79],"such":[48],"systems":[49],"preparation":[51],"input":[53,77],"data,":[54],"especially":[55],"IP":[56],"level":[57],"information":[58],"description":[60],"patterns,":[63],"usually":[64],"takes":[65],"very":[66],"long":[67],"time.":[68],"In":[69],"paper,":[71],"efficient":[73],"solution":[74],"preparing":[76],"data":[78],"system":[81],"is":[82],"presented.":[83]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}