{"id":"https://openalex.org/W2768252286","doi":"https://doi.org/10.1109/ewdts.2017.8110063","title":"Achieving full functional coverage for the forwarding unit of pipelined processors","display_name":"Achieving full functional coverage for the forwarding unit of pipelined processors","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2768252286","doi":"https://doi.org/10.1109/ewdts.2017.8110063","mag":"2768252286"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2017.8110063","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2017.8110063","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019709717","display_name":"V. S. Vineesh","orcid":null},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"V S Vineesh","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Bombay, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Bombay, India","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055856021","display_name":"Nihar Hage","orcid":null},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Nihar Hage","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Bombay, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Bombay, India","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065765556","display_name":"B. Karthik","orcid":null},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"B Karthik","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Bombay, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Bombay, India","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073587430","display_name":"Virendra Singh","orcid":"https://orcid.org/0000-0002-7035-7844"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Virendra Singh","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Bombay, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Bombay, India","institution_ids":["https://openalex.org/I162827531"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5019709717"],"corresponding_institution_ids":["https://openalex.org/I162827531"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17049649,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8433665037155151},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5134966969490051},{"id":"https://openalex.org/keywords/unit-testing","display_name":"Unit testing","score":0.49094346165657043},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.48274344205856323},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4429529905319214},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42167460918426514},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.4118986427783966},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33187466859817505},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.12813332676887512},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.12696313858032227},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12546613812446594},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07432174682617188},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0634261965751648},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.060561299324035645}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8433665037155151},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5134966969490051},{"id":"https://openalex.org/C148027188","wikidata":"https://www.wikidata.org/wiki/Q907375","display_name":"Unit testing","level":3,"score":0.49094346165657043},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.48274344205856323},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4429529905319214},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42167460918426514},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.4118986427783966},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33187466859817505},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.12813332676887512},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.12696313858032227},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12546613812446594},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07432174682617188},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0634261965751648},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.060561299324035645},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2017.8110063","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2017.8110063","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1823755974","https://openalex.org/W1876406499","https://openalex.org/W1891950198","https://openalex.org/W1965015817","https://openalex.org/W2033613342","https://openalex.org/W2055250850","https://openalex.org/W2082836981","https://openalex.org/W2113270322","https://openalex.org/W2115795793","https://openalex.org/W2126042558","https://openalex.org/W2154711067","https://openalex.org/W4233176001"],"related_works":["https://openalex.org/W2129713538","https://openalex.org/W4301628046","https://openalex.org/W2055589924","https://openalex.org/W2047903206","https://openalex.org/W2951627661","https://openalex.org/W2170587542","https://openalex.org/W2408214455","https://openalex.org/W1991935474","https://openalex.org/W2031574699","https://openalex.org/W2091533492"],"abstract_inverted_index":{"Generic":[0],"instruction":[1,67,71,118],"based":[2,65],"testing":[3],"methods":[4,47,94],"do":[5],"not":[6],"always":[7],"give":[8],"good":[9],"fault":[10,97],"coverage":[11,62,98,136],"for":[12,31,48,90,137],"the":[13,26,52,81,85,105,109,117,121,130,141],"complex":[14],"units":[15],"like":[16],"Forwarding":[17],"unit.":[18,143],"Hence":[19],"it":[20],"becomes":[21],"important":[22],"to":[23],"carefully":[24],"craft":[25],"test":[27,45,66,70,75,91],"which":[28,59],"are":[29],"best":[30],"different":[32,44,49],"parts":[33],"of":[34,51,84,99,104,120],"these":[35],"units.":[36],"In":[37],"this":[38],"paper":[39],"we":[40],"have":[41],"identified":[42],"two":[43],"generation":[46,68,72],"sections":[50],"forwarding":[53,86,142],"unit,":[54,87],"namely":[55],"muxes":[56],"and":[57,69],"comparators":[58],"offers":[60],"better":[61],"independently:":[63],"template":[64],"from":[73],"constrained":[74],"vectors.":[76],"A":[77,101],"wrapper":[78],"designed":[79],"using":[80,116],"functional":[82,135],"constraints":[83],"is":[88],"used":[89],"generation.":[92],"Both":[93],"combined":[95],"delivers":[96],"97.33%.":[100],"detailed":[102],"analysis":[103],"non-detected":[106],"faults":[107,139],"revealed":[108],"fact":[110],"that":[111,129],"they":[112],"cannot":[113],"be":[114],"tested":[115],"set":[119],"processor":[122],"(MIPS":[123],"5-stage":[124],"pipelined":[125],"processor).":[126],"This":[127],"proves":[128],"proposed":[131],"method":[132],"achieved":[133],"100%":[134],"stuck-at":[138],"in":[140]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}