{"id":"https://openalex.org/W2571501404","doi":"https://doi.org/10.1109/ewdts.2016.7807731","title":"Power specification, simulation and verification of SystemC designs","display_name":"Power specification, simulation and verification of SystemC designs","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2571501404","doi":"https://doi.org/10.1109/ewdts.2016.7807731","mag":"2571501404"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2016.7807731","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2016.7807731","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012627246","display_name":"Kirill Gagarski","orcid":null},"institutions":[{"id":"https://openalex.org/I212220629","display_name":"Peter the Great St. Petersburg Polytechnic University","ror":"https://ror.org/02x91aj62","country_code":"RU","type":"education","lineage":["https://openalex.org/I212220629"]}],"countries":["RU"],"is_corresponding":true,"raw_author_name":"Kirill Gagarski","raw_affiliation_strings":["St. Petersburg Polytechnic University, Russia"],"affiliations":[{"raw_affiliation_string":"St. Petersburg Polytechnic University, Russia","institution_ids":["https://openalex.org/I212220629"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082462090","display_name":"Maxim Petrov","orcid":null},"institutions":[{"id":"https://openalex.org/I212220629","display_name":"Peter the Great St. Petersburg Polytechnic University","ror":"https://ror.org/02x91aj62","country_code":"RU","type":"education","lineage":["https://openalex.org/I212220629"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Maxim Petrov","raw_affiliation_strings":["St. Petersburg Polytechnic University, Russia"],"affiliations":[{"raw_affiliation_string":"St. Petersburg Polytechnic University, Russia","institution_ids":["https://openalex.org/I212220629"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048524054","display_name":"Mikhail Moiseev","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mikhail Moiseev","raw_affiliation_strings":["Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067869932","display_name":"Ilya Klotchkov","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ilya Klotchkov","raw_affiliation_strings":["Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5012627246"],"corresponding_institution_ids":["https://openalex.org/I212220629"],"apc_list":null,"apc_paid":null,"fwci":1.293,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.80323762,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9873595833778381},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7715889811515808},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.6978520750999451},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6058837175369263},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5154920220375061},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4785345494747162},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.47574707865715027},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.4519082307815552},{"id":"https://openalex.org/keywords/power-domains","display_name":"Power domains","score":0.4404812455177307},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.4365190863609314},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4361081123352051},{"id":"https://openalex.org/keywords/power-management","display_name":"Power management","score":0.43600401282310486},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4189213812351227},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.22534486651420593},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.11228084564208984},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09886360168457031},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0924643874168396},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.09222477674484253}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9873595833778381},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7715889811515808},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.6978520750999451},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6058837175369263},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5154920220375061},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4785345494747162},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.47574707865715027},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.4519082307815552},{"id":"https://openalex.org/C16021271","wikidata":"https://www.wikidata.org/wiki/Q17152552","display_name":"Power domains","level":3,"score":0.4404812455177307},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4365190863609314},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4361081123352051},{"id":"https://openalex.org/C2778774385","wikidata":"https://www.wikidata.org/wiki/Q4437810","display_name":"Power management","level":3,"score":0.43600401282310486},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4189213812351227},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.22534486651420593},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.11228084564208984},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09886360168457031},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0924643874168396},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.09222477674484253},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2016.7807731","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2016.7807731","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7799999713897705,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1497420621","https://openalex.org/W1967810708","https://openalex.org/W2005989139","https://openalex.org/W2122590361","https://openalex.org/W2123187080","https://openalex.org/W2149449165","https://openalex.org/W2151494804","https://openalex.org/W2161042344","https://openalex.org/W4206439492","https://openalex.org/W4234966827","https://openalex.org/W4253669045","https://openalex.org/W6682375359"],"related_works":["https://openalex.org/W2061180121","https://openalex.org/W2546524276","https://openalex.org/W2152979262","https://openalex.org/W4226239708","https://openalex.org/W2005728592","https://openalex.org/W2020434689","https://openalex.org/W2138778793","https://openalex.org/W1949070338","https://openalex.org/W2358819000","https://openalex.org/W2103368706"],"abstract_inverted_index":{"SystemC":[0,33,67,80],"language":[1],"is":[2,41,83],"widely":[3],"used":[4],"for":[5,16],"hardware":[6],"modules":[7],"and":[8,29,50,69],"whole":[9],"systems":[10],"on":[11],"chip":[12],"development.":[13],"Hardware":[14],"development":[15],"low":[17],"power":[18,21,25,31,37,45,51,64,78,89],"applications":[19],"requires":[20],"management":[22],"techniques":[23],"like":[24],"gating,":[26],"clock":[27],"gating":[28],"memory":[30],"control.":[32],"does":[34],"not":[35],"support":[36],"related":[38],"features":[39],"that":[40,60,82],"a":[42],"gap":[43],"between":[44],"intentions":[46],"at":[47],"architecture":[48],"level":[49],"specification":[52,65,90],"implemented":[53],"in":[54,91],"RTL.":[55],"We":[56],"suggest":[57],"SCPower":[58,75],"extension":[59,76],"allows":[61],"to":[62,85],"inject":[63],"into":[66],"designs":[68],"automatically":[70],"generate":[71],"UPF":[72],"file.":[73],"The":[74],"provides":[77],"aware":[79],"simulation":[81,87],"equivalent":[84],"RTL":[86],"with":[88],"UPF.":[92]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}