{"id":"https://openalex.org/W2570197472","doi":"https://doi.org/10.1109/ewdts.2016.7807701","title":"CORDIC rotator for frequency translation","display_name":"CORDIC rotator for frequency translation","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2570197472","doi":"https://doi.org/10.1109/ewdts.2016.7807701","mag":"2570197472"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2016.7807701","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2016.7807701","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020590330","display_name":"A. I. Smekalov","orcid":null},"institutions":[{"id":"https://openalex.org/I204490831","display_name":"National Research University of Electronic Technology","ror":"https://ror.org/02hf6mx60","country_code":"RU","type":"education","lineage":["https://openalex.org/I204490831"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Anton I. Smekalov","raw_affiliation_strings":["National Research University of Electronic Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Research University of Electronic Technology","institution_ids":["https://openalex.org/I204490831"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084629824","display_name":"Victor I. Djigan","orcid":"https://orcid.org/0000-0001-7485-1623"},"institutions":[{"id":"https://openalex.org/I204490831","display_name":"National Research University of Electronic Technology","ror":"https://ror.org/02hf6mx60","country_code":"RU","type":"education","lineage":["https://openalex.org/I204490831"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Victor I. Djigan","raw_affiliation_strings":["National Research University of Electronic Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Research University of Electronic Technology","institution_ids":["https://openalex.org/I204490831"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I204490831"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18354311,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"20","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9919000267982483,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cordic","display_name":"CORDIC","score":0.9476767182350159},{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.7502138614654541},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7118027210235596},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.6363970041275024},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6299931406974792},{"id":"https://openalex.org/keywords/spurious-relationship","display_name":"Spurious relationship","score":0.5172362923622131},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.47998544573783875},{"id":"https://openalex.org/keywords/translation","display_name":"Translation (biology)","score":0.45843085646629333},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4457811713218689},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3197203278541565},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.25755220651626587},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1817649006843567}],"concepts":[{"id":"https://openalex.org/C58870171","wikidata":"https://www.wikidata.org/wiki/Q116076","display_name":"CORDIC","level":3,"score":0.9476767182350159},{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.7502138614654541},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7118027210235596},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.6363970041275024},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6299931406974792},{"id":"https://openalex.org/C97256817","wikidata":"https://www.wikidata.org/wiki/Q1462316","display_name":"Spurious relationship","level":2,"score":0.5172362923622131},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.47998544573783875},{"id":"https://openalex.org/C149364088","wikidata":"https://www.wikidata.org/wiki/Q185917","display_name":"Translation (biology)","level":4,"score":0.45843085646629333},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4457811713218689},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3197203278541565},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.25755220651626587},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1817649006843567},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C105580179","wikidata":"https://www.wikidata.org/wiki/Q188928","display_name":"Messenger RNA","level":3,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2016.7807701","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2016.7807701","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W605762311","https://openalex.org/W2109579334","https://openalex.org/W2115452265","https://openalex.org/W2141492992","https://openalex.org/W6618523604"],"related_works":["https://openalex.org/W3113091479","https://openalex.org/W2162899405","https://openalex.org/W941090075","https://openalex.org/W2552855081","https://openalex.org/W2375598816","https://openalex.org/W2379157082","https://openalex.org/W2044987316","https://openalex.org/W3134374554","https://openalex.org/W2885544474","https://openalex.org/W2387479822"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,19,23,94],"digital":[4],"frequency":[5,67],"translation":[6],"by":[7],"the":[8,63,90,103],"CORDIC":[9,27],"rotator":[10],"(COordinate":[11],"Rotation":[12],"DIgital":[13],"Computer)":[14],"which":[15],"does":[16],"not":[17],"require":[18],"complex":[20,95],"multiplier":[21,96],"and":[22,30,46,76,97],"phase-to-exponent":[24],"converter.":[25],"The":[26,36,59,79],"algorithm":[28],"overview":[29],"detailed":[31],"implementation":[32,41],"architecture":[33,37,81],"are":[34],"presented.":[35],"is":[38],"fitted":[39],"to":[40,89],"in":[42,48,69],"high":[43],"speed":[44],"designs":[45],"using":[47],"Application-Specific":[49],"Integrated":[50],"Circuits":[51],"(ASIC)":[52],"or":[53],"Field":[54],"Programmable":[55],"Gate":[56],"Arrays":[57],"(FPGA).":[58],"simulation":[60],"results":[61],"demonstrate":[62],"performance":[64],"of":[65,71,108],"proposed":[66,80],"translator":[68],"terms":[70],"Normalized":[72],"Mean-Square":[73],"Error":[74],"(NMSE)":[75],"spectral":[77],"purity.":[78],"requires":[82],"about":[83],"79":[84],"times":[85],"less":[86],"resources":[87],"compared":[88],"conventional":[91],"approach":[92],"with":[93],"Numerically":[98],"Controlled":[99],"Oscillator":[100],"(NCO)":[101],"at":[102],"same":[104],"level":[105],"98":[106],"dB":[107],"Spurious":[109],"Free":[110],"Dynamic":[111],"Range":[112],"(SFDR).":[113]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}