{"id":"https://openalex.org/W2570267427","doi":"https://doi.org/10.1109/ewdts.2016.7807675","title":"A technique for low power, stuck-at fault diagnosable and reconfigurable scan architecture","display_name":"A technique for low power, stuck-at fault diagnosable and reconfigurable scan architecture","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2570267427","doi":"https://doi.org/10.1109/ewdts.2016.7807675","mag":"2570267427"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2016.7807675","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2016.7807675","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100712187","display_name":"B\u0131nod Kumar","orcid":"https://orcid.org/0000-0002-6172-7938"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Binod Kumar","raw_affiliation_strings":["Computer Architecture and Dependable Systems Lab (CADSL), Indian Institute of Technology Bombay, India"],"affiliations":[{"raw_affiliation_string":"Computer Architecture and Dependable Systems Lab (CADSL), Indian Institute of Technology Bombay, India","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017345618","display_name":"Boda Nehru","orcid":null},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Boda Nehru","raw_affiliation_strings":["Computer Architecture and Dependable Systems Lab (CADSL), Indian Institute of Technology Bombay, India"],"affiliations":[{"raw_affiliation_string":"Computer Architecture and Dependable Systems Lab (CADSL), Indian Institute of Technology Bombay, India","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043509318","display_name":"Brajesh Pandey","orcid":"https://orcid.org/0000-0002-4115-1740"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Brajesh Pandey","raw_affiliation_strings":["Computer Architecture and Dependable Systems Lab (CADSL), Indian Institute of Technology Bombay, India"],"affiliations":[{"raw_affiliation_string":"Computer Architecture and Dependable Systems Lab (CADSL), Indian Institute of Technology Bombay, India","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073587430","display_name":"Virendra Singh","orcid":"https://orcid.org/0000-0002-7035-7844"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Virendra Singh","raw_affiliation_strings":["Computer Architecture and Dependable Systems Lab (CADSL), Indian Institute of Technology Bombay, India"],"affiliations":[{"raw_affiliation_string":"Computer Architecture and Dependable Systems Lab (CADSL), Indian Institute of Technology Bombay, India","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018584319","display_name":"Jaynarayan Tudu","orcid":"https://orcid.org/0000-0002-0329-3190"},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Jaynarayan Tudu","raw_affiliation_strings":["Dept. of Computer Science and Automation, Indian Institute of Science, Bangalore"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Automation, Indian Institute of Science, Bangalore","institution_ids":["https://openalex.org/I59270414"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5100712187"],"corresponding_institution_ids":["https://openalex.org/I162827531"],"apc_list":null,"apc_paid":null,"fwci":0.321,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.61723886,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.9008573293685913},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6592476963996887},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.48492032289505005},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.4683759808540344},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4663635194301605},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.450765460729599},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.45003387331962585},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.43363362550735474},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.43149271607398987},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.4156338572502136},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.41320428252220154},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39090219140052795},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3388877213001251},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33726489543914795},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.23913100361824036},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2194819152355194},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1961769461631775},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.18308314681053162},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16713911294937134},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.14931052923202515}],"concepts":[{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.9008573293685913},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6592476963996887},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.48492032289505005},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.4683759808540344},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4663635194301605},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.450765460729599},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.45003387331962585},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.43363362550735474},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.43149271607398987},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.4156338572502136},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.41320428252220154},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39090219140052795},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3388877213001251},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33726489543914795},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.23913100361824036},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2194819152355194},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1961769461631775},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.18308314681053162},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16713911294937134},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.14931052923202515},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ewdts.2016.7807675","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2016.7807675","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},{"id":"pmh:oai:eprints.iisc.ac.in:57218","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4377196309","display_name":"NOT FOUND REPOSITORY (Indian Institute of Science Bangalore)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I59270414","host_organization_name":"Indian Institute of Science Bangalore","host_organization_lineage":["https://openalex.org/I59270414"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"Conference Proceedings"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7699999809265137,"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1557475698","https://openalex.org/W1606262091","https://openalex.org/W2116129521","https://openalex.org/W2138284668","https://openalex.org/W2139664386","https://openalex.org/W2149546205","https://openalex.org/W2150860197","https://openalex.org/W2153923571","https://openalex.org/W6680410900"],"related_works":["https://openalex.org/W2364150359","https://openalex.org/W2075356617","https://openalex.org/W2118952760","https://openalex.org/W2157726388","https://openalex.org/W2408214455","https://openalex.org/W2390529848","https://openalex.org/W2789883751","https://openalex.org/W2019719714","https://openalex.org/W2119351822","https://openalex.org/W2154529098"],"abstract_inverted_index":{"Power":[0],"dissipation":[1],"is":[2,40,66],"a":[3],"major":[4],"issue":[5],"with":[6],"testing":[7],"of":[8,55,77,80],"designs":[9],"having":[10],"full":[11,78],"scan":[12,16,36,52,86],"architectures.":[13],"The":[14,26,38],"proposed":[15],"technique":[17,31],"minimizes":[18],"toggle":[19,64],"activity":[20,65],"while":[21,53],"scanning":[22],"in":[23,35],"test":[24,56],"patterns.":[25,57],"method":[27],"uses":[28],"bit":[29],"inversion":[30],"to":[32,43,70],"avoid":[33],"toggles":[34],"flip-flops.":[37],"setup":[39],"dynamically":[41],"configurable":[42],"one":[44],"among":[45],"the":[46,62,85],"logic":[47],"reversal":[48],"structure":[49],"and":[50],"traditional":[51],"shift-in/shift-out":[54],"Experimental":[58],"results":[59],"indicate":[60],"that":[61],"average":[63],"minimized":[67],"substantially":[68],"compared":[69],"California":[71],"Scan":[72],"architecture.":[73],"It":[74],"has":[75],"features":[76],"diagnosability":[79],"single":[81],"stuck-at":[82],"faults":[83],"along":[84],"chain":[87],"path.":[88]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}