{"id":"https://openalex.org/W2570940515","doi":"https://doi.org/10.1109/ewdts.2016.7807672","title":"Testing of software and hardware simulations of dataflow recurrent digital signal processor","display_name":"Testing of software and hardware simulations of dataflow recurrent digital signal processor","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2570940515","doi":"https://doi.org/10.1109/ewdts.2016.7807672","mag":"2570940515"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2016.7807672","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2016.7807672","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112309562","display_name":"Stepchenkov Yuri","orcid":null},"institutions":[{"id":"https://openalex.org/I4210092286","display_name":"Institute of Informatics Problems","ror":"https://ror.org/00n8bqs64","country_code":"RU","type":"facility","lineage":["https://openalex.org/I1313323035","https://openalex.org/I4210092286","https://openalex.org/I4210097085"]}],"countries":["RU"],"is_corresponding":true,"raw_author_name":"Stepchenkov Yuri","raw_affiliation_strings":["Advanced computer systems architectures dept., Federal Research Center \u201cComputer Science and Control\u201d of the Russian Academy of Sciences (IPI FRC CSC RAS), Moscow, Russian Federation","Advanced computer systems architectures dept., Federal Research Center \"Computer Science and Control\" of the Russian Academy of Sciences (IPI FRC CSC RAS), Moscow, Russian Federation"],"affiliations":[{"raw_affiliation_string":"Advanced computer systems architectures dept., Federal Research Center \u201cComputer Science and Control\u201d of the Russian Academy of Sciences (IPI FRC CSC RAS), Moscow, Russian Federation","institution_ids":["https://openalex.org/I4210092286"]},{"raw_affiliation_string":"Advanced computer systems architectures dept., Federal Research Center \"Computer Science and Control\" of the Russian Academy of Sciences (IPI FRC CSC RAS), Moscow, Russian Federation","institution_ids":["https://openalex.org/I4210092286"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069562497","display_name":"Dmitry Khilko","orcid":"https://orcid.org/0000-0001-6695-2002"},"institutions":[{"id":"https://openalex.org/I4210092286","display_name":"Institute of Informatics Problems","ror":"https://ror.org/00n8bqs64","country_code":"RU","type":"facility","lineage":["https://openalex.org/I1313323035","https://openalex.org/I4210092286","https://openalex.org/I4210097085"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Khilko Dmitry","raw_affiliation_strings":["Advanced computer systems architectures dept., Federal Research Center \u201cComputer Science and Control\u201d of the Russian Academy of Sciences (IPI FRC CSC RAS), Moscow, Russian Federation","Advanced computer systems architectures dept., Federal Research Center \"Computer Science and Control\" of the Russian Academy of Sciences (IPI FRC CSC RAS), Moscow, Russian Federation"],"affiliations":[{"raw_affiliation_string":"Advanced computer systems architectures dept., Federal Research Center \u201cComputer Science and Control\u201d of the Russian Academy of Sciences (IPI FRC CSC RAS), Moscow, Russian Federation","institution_ids":["https://openalex.org/I4210092286"]},{"raw_affiliation_string":"Advanced computer systems architectures dept., Federal Research Center \"Computer Science and Control\" of the Russian Academy of Sciences (IPI FRC CSC RAS), Moscow, Russian Federation","institution_ids":["https://openalex.org/I4210092286"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018933624","display_name":"Diachenko Yuri","orcid":null},"institutions":[{"id":"https://openalex.org/I4210092286","display_name":"Institute of Informatics Problems","ror":"https://ror.org/00n8bqs64","country_code":"RU","type":"facility","lineage":["https://openalex.org/I1313323035","https://openalex.org/I4210092286","https://openalex.org/I4210097085"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Diachenko Yuri","raw_affiliation_strings":["Advanced computer systems architectures dept., Federal Research Center \u201cComputer Science and Control\u201d of the Russian Academy of Sciences (IPI FRC CSC RAS), Moscow, Russian Federation","Advanced computer systems architectures dept., Federal Research Center \"Computer Science and Control\" of the Russian Academy of Sciences (IPI FRC CSC RAS), Moscow, Russian Federation"],"affiliations":[{"raw_affiliation_string":"Advanced computer systems architectures dept., Federal Research Center \u201cComputer Science and Control\u201d of the Russian Academy of Sciences (IPI FRC CSC RAS), Moscow, Russian Federation","institution_ids":["https://openalex.org/I4210092286"]},{"raw_affiliation_string":"Advanced computer systems architectures dept., Federal Research Center \"Computer Science and Control\" of the Russian Academy of Sciences (IPI FRC CSC RAS), Moscow, Russian Federation","institution_ids":["https://openalex.org/I4210092286"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071131348","display_name":"Yury Shikunov","orcid":"https://orcid.org/0000-0002-7118-1043"},"institutions":[{"id":"https://openalex.org/I4210092286","display_name":"Institute of Informatics Problems","ror":"https://ror.org/00n8bqs64","country_code":"RU","type":"facility","lineage":["https://openalex.org/I1313323035","https://openalex.org/I4210092286","https://openalex.org/I4210097085"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Shikunov Yury","raw_affiliation_strings":["Advanced computer systems architectures dept., Federal Research Center \u201cComputer Science and Control\u201d of the Russian Academy of Sciences (IPI FRC CSC RAS), Moscow, Russian Federation","Advanced computer systems architectures dept., Federal Research Center \"Computer Science and Control\" of the Russian Academy of Sciences (IPI FRC CSC RAS), Moscow, Russian Federation"],"affiliations":[{"raw_affiliation_string":"Advanced computer systems architectures dept., Federal Research Center \u201cComputer Science and Control\u201d of the Russian Academy of Sciences (IPI FRC CSC RAS), Moscow, Russian Federation","institution_ids":["https://openalex.org/I4210092286"]},{"raw_affiliation_string":"Advanced computer systems architectures dept., Federal Research Center \"Computer Science and Control\" of the Russian Academy of Sciences (IPI FRC CSC RAS), Moscow, Russian Federation","institution_ids":["https://openalex.org/I4210092286"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080868998","display_name":"Dmitry Shikunov","orcid":null},"institutions":[{"id":"https://openalex.org/I4210092286","display_name":"Institute of Informatics Problems","ror":"https://ror.org/00n8bqs64","country_code":"RU","type":"facility","lineage":["https://openalex.org/I1313323035","https://openalex.org/I4210092286","https://openalex.org/I4210097085"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Shikunov Dmitry","raw_affiliation_strings":["Advanced computer systems architectures dept., Federal Research Center \u201cComputer Science and Control\u201d of the Russian Academy of Sciences (IPI FRC CSC RAS), Moscow, Russian Federation","Advanced computer systems architectures dept., Federal Research Center \"Computer Science and Control\" of the Russian Academy of Sciences (IPI FRC CSC RAS), Moscow, Russian Federation"],"affiliations":[{"raw_affiliation_string":"Advanced computer systems architectures dept., Federal Research Center \u201cComputer Science and Control\u201d of the Russian Academy of Sciences (IPI FRC CSC RAS), Moscow, Russian Federation","institution_ids":["https://openalex.org/I4210092286"]},{"raw_affiliation_string":"Advanced computer systems architectures dept., Federal Research Center \"Computer Science and Control\" of the Russian Academy of Sciences (IPI FRC CSC RAS), Moscow, Russian Federation","institution_ids":["https://openalex.org/I4210092286"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5112309562"],"corresponding_institution_ids":["https://openalex.org/I4210092286"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.16127516,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":"2","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14470","display_name":"Advanced Data Processing Techniques","score":0.9627000093460083,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9153000116348267,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.8678343296051025},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.7986631989479065},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7778946161270142},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7350373268127441},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.657550036907196},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6463930606842041},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5330055952072144},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.48769411444664},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4526602029800415},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4177476167678833},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.4109559655189514},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33083343505859375},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09830009937286377}],"concepts":[{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.8678343296051025},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.7986631989479065},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7778946161270142},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7350373268127441},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.657550036907196},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6463930606842041},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5330055952072144},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.48769411444664},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4526602029800415},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4177476167678833},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.4109559655189514},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33083343505859375},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09830009937286377}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2016.7807672","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2016.7807672","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5899999737739563,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1891405901","https://openalex.org/W2110766683","https://openalex.org/W2171532807","https://openalex.org/W2337834745"],"related_works":["https://openalex.org/W2319687164","https://openalex.org/W1556297113","https://openalex.org/W2572037897","https://openalex.org/W2077289773","https://openalex.org/W2352569066","https://openalex.org/W2379636925","https://openalex.org/W3046508871","https://openalex.org/W2390600871","https://openalex.org/W1927072911","https://openalex.org/W4239668215"],"abstract_inverted_index":{"The":[0],"results":[1],"of":[2,4,14,26,62,64],"development":[3,28],"multi-core":[5],"recurrent":[6],"dataflow":[7],"architecture":[8],"(MRDA)":[9],"focused":[10],"on":[11,58,68],"effective":[12],"implementation":[13],"parallel":[15],"digital":[16],"signal":[17],"processing":[18],"(DSP)":[19],"algorithms":[20,66],"are":[21,29,75],"being":[22,76],"presented.":[23,77],"All":[24],"stages":[25],"MRDA":[27,69],"integrated":[30],"into":[31],"a":[32],"single":[33],"iterative":[34],"design":[35],"cycle":[36],"including":[37],"mathematical":[38],"modeling":[39,44],"tools":[40,45,50],"(imitational":[41],"model);":[42],"hardware":[43],"(VHDL-model);":[46],"FPGA":[47],"prototype":[48],"and":[49],"for":[51],"developing":[52],"the":[53],"software":[54],"meant":[55],"to":[56,72],"run":[57],"MRDA.":[59],"Comparative":[60],"assessments":[61],"effectiveness":[63],"DSP":[65],"implemented":[67],"in":[70],"relation":[71],"tradition":[73],"DSP-processor":[74]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}