{"id":"https://openalex.org/W2570803263","doi":"https://doi.org/10.1109/ewdts.2016.7807649","title":"ILP based don't care bits filling technique for reducing capture power","display_name":"ILP based don't care bits filling technique for reducing capture power","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2570803263","doi":"https://doi.org/10.1109/ewdts.2016.7807649","mag":"2570803263"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2016.7807649","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2016.7807649","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE East-West Design &amp; Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018402972","display_name":"Rohini Gulve","orcid":null},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Rohini Gulve","raw_affiliation_strings":["Dept. of Electrical Engineering, Indian Institute of Technology Bombay"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, Indian Institute of Technology Bombay","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073587430","display_name":"Virendra Singh","orcid":"https://orcid.org/0000-0002-7035-7844"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Virendra Singh","raw_affiliation_strings":["Dept. of Electrical Engineering, Indian Institute of Technology Bombay"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, Indian Institute of Technology Bombay","institution_ids":["https://openalex.org/I162827531"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5018402972"],"corresponding_institution_ids":["https://openalex.org/I162827531"],"apc_list":null,"apc_paid":null,"fwci":0.9631,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.75986121,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"2016","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.8014453649520874},{"id":"https://openalex.org/keywords/controllability","display_name":"Controllability","score":0.7204399108886719},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6508593559265137},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.6295393109321594},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.6264580488204956},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5983268618583679},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.5971542000770569},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5776563882827759},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.569115161895752},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.5331093072891235},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.528167188167572},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.500213623046875},{"id":"https://openalex.org/keywords/test-plan","display_name":"Test plan","score":0.47652921080589294},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.44251134991645813},{"id":"https://openalex.org/keywords/linear-programming","display_name":"Linear programming","score":0.43407589197158813},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.4286979138851166},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3868408203125},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2736687660217285},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1763409674167633},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.14183664321899414},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10055962204933167},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.08794933557510376}],"concepts":[{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.8014453649520874},{"id":"https://openalex.org/C48209547","wikidata":"https://www.wikidata.org/wiki/Q1331104","display_name":"Controllability","level":2,"score":0.7204399108886719},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6508593559265137},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.6295393109321594},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.6264580488204956},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5983268618583679},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.5971542000770569},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5776563882827759},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.569115161895752},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.5331093072891235},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.528167188167572},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.500213623046875},{"id":"https://openalex.org/C12148698","wikidata":"https://www.wikidata.org/wiki/Q364651","display_name":"Test plan","level":3,"score":0.47652921080589294},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.44251134991645813},{"id":"https://openalex.org/C41045048","wikidata":"https://www.wikidata.org/wiki/Q202843","display_name":"Linear programming","level":2,"score":0.43407589197158813},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.4286979138851166},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3868408203125},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2736687660217285},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1763409674167633},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.14183664321899414},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10055962204933167},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.08794933557510376},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C173291955","wikidata":"https://www.wikidata.org/wiki/Q732332","display_name":"Weibull distribution","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ewdts.2016.7807649","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2016.7807649","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE East-West Design &amp; Test Symposium (EWDTS)","raw_type":"proceedings-article"},{"id":"mag:2784141537","is_oa":false,"landing_page_url":"http://jglobal.jst.go.jp/en/public/20090422/201702272039150689","pdf_url":null,"source":{"id":"https://openalex.org/S4306512817","display_name":"IEEE Conference Proceedings","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":"IEEE Conference Proceedings","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8700000047683716,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1966107738","https://openalex.org/W1968575517","https://openalex.org/W2020750654","https://openalex.org/W2030693510","https://openalex.org/W2039868523","https://openalex.org/W2051987883","https://openalex.org/W2124638590","https://openalex.org/W2295324164","https://openalex.org/W2296084212","https://openalex.org/W4250293869","https://openalex.org/W6663797557","https://openalex.org/W6678766341"],"related_works":["https://openalex.org/W2947266479","https://openalex.org/W2091833418","https://openalex.org/W2157191248","https://openalex.org/W2107525390","https://openalex.org/W2151694129","https://openalex.org/W2913077774","https://openalex.org/W2369589212","https://openalex.org/W2543176856","https://openalex.org/W1579528621","https://openalex.org/W2141620082"],"abstract_inverted_index":{"Modern":[0],"design":[1],"for":[2,92,103],"testability":[3],"(DFT)":[4],"techniques":[5],"support":[6],"the":[7,57,65],"application":[8],"of":[9,18],"non-functional":[10],"vectors":[11],"with":[12],"increased":[13],"controllability,":[14],"observability":[15],"and":[16,38,96,132],"ease":[17],"test":[19,31,36,46,58,116],"generation":[20,118],"complexity.":[21],"High":[22],"power":[23,43,67],"demand":[24],"due":[25,69],"to":[26,63,70,130,136],"excessive":[27],"switching":[28,106,126],"activity":[29,107,127],"in":[30,56,112],"mode":[32],"causes":[33],"false":[34],"failure,":[35],"escape":[37],"reliability":[39],"issues.":[40],"Therefore,":[41],"generating":[42],"safe":[44],"pattern":[45,117],"is":[47,90],"an":[48,78],"active":[49],"research":[50],"topic.":[51],"Don't":[52],"care":[53],"bits":[54],"present":[55],"set":[59],"can":[60],"be":[61],"filled":[62,140],"minimize":[64],"capture":[66,105],"consumption":[68],"delay":[71],"test.":[72],"In":[73],"this":[74],"paper,":[75],"we":[76],"formulate":[77],"optimization":[79],"problem":[80],"using":[81],"integer":[82],"linear":[83],"programing.":[84],"The":[85],"proposed":[86],"ILP":[87],"based":[88],"methodology":[89],"applicable":[91],"both":[93],"launch-on-capture":[94],"(LOC)":[95],"lunch-of-shift":[97],"(LOS)":[98],"schemes":[99],"under":[100],"minimization":[101],"constraints":[102],"total":[104],"reduction":[108],"without":[109],"any":[110],"alteration":[111],"already":[113],"existing":[114],"automatic":[115],"(ATPG)":[119],"tools.":[120],"Proposed":[121],"formulation":[122],"reduces":[123],"peak":[124],"weighted":[125],"by":[128,134],"25%":[129],"60%":[131],"average":[133],"40%":[135],"88%":[137],"w.r.t":[138],"randomly":[139],"patterns.":[141]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}
