{"id":"https://openalex.org/W2570623865","doi":"https://doi.org/10.1109/ewdts.2016.7807644","title":"Using high-level synthesis for rapid design of video processing pipes","display_name":"Using high-level synthesis for rapid design of video processing pipes","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2570623865","doi":"https://doi.org/10.1109/ewdts.2016.7807644","mag":"2570623865"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2016.7807644","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2016.7807644","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024947643","display_name":"Ayd\u0131n Emre G\u00fczel","orcid":null},"institutions":[{"id":"https://openalex.org/I44925452","display_name":"\u00d6zye\u011fin University","ror":"https://ror.org/01jjhfr75","country_code":"TR","type":"education","lineage":["https://openalex.org/I44925452"]}],"countries":["TR"],"is_corresponding":true,"raw_author_name":"Aydin Emre Guzel","raw_affiliation_strings":["Department of EE and CS, Ozyegin University, Istanbul, Turkey"],"affiliations":[{"raw_affiliation_string":"Department of EE and CS, Ozyegin University, Istanbul, Turkey","institution_ids":["https://openalex.org/I44925452"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076591571","display_name":"Vecdi Emre Levent","orcid":"https://orcid.org/0000-0001-6886-8875"},"institutions":[{"id":"https://openalex.org/I44925452","display_name":"\u00d6zye\u011fin University","ror":"https://ror.org/01jjhfr75","country_code":"TR","type":"education","lineage":["https://openalex.org/I44925452"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Vecdi Emre Levent","raw_affiliation_strings":["Department of EE and CS, Ozyegin University, Istanbul, Turkey"],"affiliations":[{"raw_affiliation_string":"Department of EE and CS, Ozyegin University, Istanbul, Turkey","institution_ids":["https://openalex.org/I44925452"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078195254","display_name":"Mustafa Tosun","orcid":"https://orcid.org/0000-0001-7167-4561"},"institutions":[{"id":"https://openalex.org/I44925452","display_name":"\u00d6zye\u011fin University","ror":"https://ror.org/01jjhfr75","country_code":"TR","type":"education","lineage":["https://openalex.org/I44925452"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Mustafa Tosun","raw_affiliation_strings":["Department of EE and CS, Ozyegin University, Istanbul, Turkey"],"affiliations":[{"raw_affiliation_string":"Department of EE and CS, Ozyegin University, Istanbul, Turkey","institution_ids":["https://openalex.org/I44925452"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061837918","display_name":"M. Akif \u00d6zkan","orcid":"https://orcid.org/0000-0001-5067-2268"},"institutions":[{"id":"https://openalex.org/I44925452","display_name":"\u00d6zye\u011fin University","ror":"https://ror.org/01jjhfr75","country_code":"TR","type":"education","lineage":["https://openalex.org/I44925452"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"M. Akif Ozkan","raw_affiliation_strings":["Department of EE and CS, Ozyegin University, Istanbul, Turkey"],"affiliations":[{"raw_affiliation_string":"Department of EE and CS, Ozyegin University, Istanbul, Turkey","institution_ids":["https://openalex.org/I44925452"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044627947","display_name":"Toygar Akg\u00fcn","orcid":"https://orcid.org/0000-0001-9674-938X"},"institutions":[{"id":"https://openalex.org/I56303344","display_name":"Aselsan (Turkey)","ror":"https://ror.org/04knh8e66","country_code":"TR","type":"company","lineage":["https://openalex.org/I56303344"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Toygar Akgun","raw_affiliation_strings":["Aselsan, Ankara, Turkey"],"affiliations":[{"raw_affiliation_string":"Aselsan, Ankara, Turkey","institution_ids":["https://openalex.org/I56303344"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038830370","display_name":"Duygu B\u00fcy\u00fckayd\u0131n","orcid":null},"institutions":[{"id":"https://openalex.org/I56303344","display_name":"Aselsan (Turkey)","ror":"https://ror.org/04knh8e66","country_code":"TR","type":"company","lineage":["https://openalex.org/I56303344"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Duygu Buyukaydin","raw_affiliation_strings":["Aselsan, Ankara, Turkey"],"affiliations":[{"raw_affiliation_string":"Aselsan, Ankara, Turkey","institution_ids":["https://openalex.org/I56303344"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088806733","display_name":"Cengiz Erba\u015f","orcid":null},"institutions":[{"id":"https://openalex.org/I56303344","display_name":"Aselsan (Turkey)","ror":"https://ror.org/04knh8e66","country_code":"TR","type":"company","lineage":["https://openalex.org/I56303344"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Cengiz Erbas","raw_affiliation_strings":["Aselsan, Ankara, Turkey"],"affiliations":[{"raw_affiliation_string":"Aselsan, Ankara, Turkey","institution_ids":["https://openalex.org/I56303344"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029193455","display_name":"H. Fatih U\u011furda\u011f","orcid":"https://orcid.org/0000-0002-6256-0850"},"institutions":[{"id":"https://openalex.org/I44925452","display_name":"\u00d6zye\u011fin University","ror":"https://ror.org/01jjhfr75","country_code":"TR","type":"education","lineage":["https://openalex.org/I44925452"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"H. Fatih Ugurdag","raw_affiliation_strings":["Department of EE and CS, Ozyegin University, Istanbul, Turkey"],"affiliations":[{"raw_affiliation_string":"Department of EE and CS, Ozyegin University, Istanbul, Turkey","institution_ids":["https://openalex.org/I44925452"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5024947643"],"corresponding_institution_ids":["https://openalex.org/I44925452"],"apc_list":null,"apc_paid":null,"fwci":2.5765,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.89664984,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.9127517342567444},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7667012214660645},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6901737451553345},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6438254117965698},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.636128842830658},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.6015761494636536},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5881260633468628},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.5680208206176758},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5277265310287476},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4915851056575775},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.35917097330093384},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.20416662096977234},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1742020547389984},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.17074120044708252}],"concepts":[{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.9127517342567444},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7667012214660645},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6901737451553345},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6438254117965698},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.636128842830658},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.6015761494636536},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5881260633468628},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.5680208206176758},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5277265310287476},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4915851056575775},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.35917097330093384},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.20416662096977234},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1742020547389984},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.17074120044708252},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ewdts.2016.7807644","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2016.7807644","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},{"id":"pmh:oai:eresearch.ozyegin.edu.tr:10679/5396","is_oa":false,"landing_page_url":"http://hdl.handle.net/10679/5396","pdf_url":null,"source":{"id":"https://openalex.org/S4306400232","display_name":"ECS Journal of Solid State Science and Technology (The Electrochemical Society)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2802273670","host_organization_name":"Electrochemical Society","host_organization_lineage":["https://openalex.org/I2802273670"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference paper"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.46000000834465027}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322626","display_name":"T\u00fcrkiye Bilimsel ve Teknolojik Ara\u015ft\u0131rma Kurumu","ror":"https://ror.org/04w9kkr77"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1897496755","https://openalex.org/W1989768498","https://openalex.org/W1999819296","https://openalex.org/W2000921084","https://openalex.org/W2018055497","https://openalex.org/W2038322716","https://openalex.org/W2064141391","https://openalex.org/W2075745057","https://openalex.org/W2136291591","https://openalex.org/W2166029537","https://openalex.org/W2202335637","https://openalex.org/W2343695530","https://openalex.org/W2524530727","https://openalex.org/W4255135910"],"related_works":["https://openalex.org/W2005854230","https://openalex.org/W2168113051","https://openalex.org/W2071491930","https://openalex.org/W2269990635","https://openalex.org/W2900863455","https://openalex.org/W2916312349","https://openalex.org/W2543290882","https://openalex.org/W1748531671","https://openalex.org/W2295153704","https://openalex.org/W4239403158"],"abstract_inverted_index":{"In":[0],"this":[1],"work,":[2],"we":[3,35,57,68,103],"share":[4],"our":[5,62,120],"experience":[6],"in":[7],"using":[8,26],"High-Level":[9],"Synthesis":[10],"(HLS)":[11],"for":[12,38,78,139],"rapid":[13],"development":[14],"of":[15],"an":[16],"optical":[17,40],"flow":[18,41],"design":[19,42,55],"on":[20],"FPGA.":[21],"We":[22],"have":[23,36,58],"performed":[24],"HLS":[25,28,33,64,121],"Vivado":[27,114,132],"as":[29,31,95],"well":[30],"a":[32],"tool":[34,67,122],"developed":[37,69],"the":[39,54,79,117,129,140,146],"at":[43],"hand":[44],"and":[45,59,144],"similar":[46],"video":[47],"processing":[48],"problems.":[49],"The":[50,66,98],"paper":[51],"first":[52],"describes":[53],"problem":[56],"then":[60],"discusses":[61],"own":[63],"tool.":[65],"has":[70],"turned":[71],"out":[72],"to":[73,81,92,113,142],"be":[74],"pretty":[75],"general-purpose":[76],"except":[77],"ability":[80],"handle":[82],"cyclic":[83],"inter-iteration":[84],"dependencies.":[85],"It":[86],"also":[87],"introduces":[88],"some":[89],"novel":[90],"concepts":[91],"HLS,":[93],"such":[94],"\u201cpipelined":[96],"multiplexers\u201d.":[97],"synthesis":[99],"results":[100,111],"show":[101],"that":[102],"can":[104],"achieve":[105],"better":[106,109],"timing":[107],"or":[108],"area":[110],"compared":[112],"HLS.":[115,133],"Furthermore,":[116],"Verilog":[118],"RTL":[119],"outputs":[123],"is":[124],"much":[125,137],"more":[126],"readable":[127],"than":[128],"one":[130],"from":[131],"This":[134],"makes":[135],"it":[136],"easier":[138],"designer":[141],"debug":[143],"modify":[145],"RTL.":[147]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}