{"id":"https://openalex.org/W2537965336","doi":"https://doi.org/10.1109/ewdts.2016.7807632","title":"ESL design with RTL-verified predesigned abstract communication channels","display_name":"ESL design with RTL-verified predesigned abstract communication channels","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2537965336","doi":"https://doi.org/10.1109/ewdts.2016.7807632","mag":"2537965336"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2016.7807632","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2016.7807632","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014374732","display_name":"Hamed Haghi","orcid":"https://orcid.org/0000-0002-5417-5557"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Hamed Najafi Haghi","raw_affiliation_strings":["University of Tehran, Tehran, Tehran, IR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Tehran, Tehran, Tehran, IR","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071221524","display_name":"Mikhail Chupilko","orcid":"https://orcid.org/0000-0002-8772-5631"},"institutions":[{"id":"https://openalex.org/I4210101868","display_name":"Institute for System Programming","ror":"https://ror.org/017ef8252","country_code":"RU","type":"facility","lineage":["https://openalex.org/I1313323035","https://openalex.org/I4210101868","https://openalex.org/I4210124601"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Mikhail Chupilko","raw_affiliation_strings":["Institute for System Programming of the Russian Academy of Sciences"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for System Programming of the Russian Academy of Sciences","institution_ids":["https://openalex.org/I4210101868"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052354481","display_name":"Alexander Kamkin","orcid":"https://orcid.org/0000-0001-6374-8575"},"institutions":[{"id":"https://openalex.org/I4210101868","display_name":"Institute for System Programming","ror":"https://ror.org/017ef8252","country_code":"RU","type":"facility","lineage":["https://openalex.org/I1313323035","https://openalex.org/I4210101868","https://openalex.org/I4210124601"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Alexander Kamkin","raw_affiliation_strings":["Institute for System Programming of the Russian Academy of Sciences"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for System Programming of the Russian Academy of Sciences","institution_ids":["https://openalex.org/I4210101868"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007933406","display_name":"Zainalabedin Navabi","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Zainalabedin Navabi","raw_affiliation_strings":["School of Electrical and Computer Engineering, Faculty of Engineering-University of Tehran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Faculty of Engineering-University of Tehran","institution_ids":["https://openalex.org/I23946033"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13375916,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.806119441986084},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6283401250839233},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.6210620403289795},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.6210456490516663},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.5860546827316284},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.5579692721366882},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.5529006719589233},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.5425451993942261},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.5089249610900879},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4859670400619507},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.47408974170684814},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4507085680961609},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4342159926891327},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34866422414779663},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.31929588317871094},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.0728347897529602}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.806119441986084},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6283401250839233},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.6210620403289795},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.6210456490516663},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.5860546827316284},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.5579692721366882},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.5529006719589233},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.5425451993942261},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.5089249610900879},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4859670400619507},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.47408974170684814},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4507085680961609},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4342159926891327},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34866422414779663},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.31929588317871094},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0728347897529602},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.0},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2016.7807632","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2016.7807632","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.41999998688697815,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1490819086","https://openalex.org/W1505598781","https://openalex.org/W1536590324","https://openalex.org/W1977355585","https://openalex.org/W2055717681","https://openalex.org/W2116517177","https://openalex.org/W2142685931","https://openalex.org/W2163599171","https://openalex.org/W3100441330","https://openalex.org/W3133603318","https://openalex.org/W4252622709","https://openalex.org/W6632200037"],"related_works":["https://openalex.org/W2130564948","https://openalex.org/W1985271980","https://openalex.org/W2165346564","https://openalex.org/W2023981731","https://openalex.org/W2535719568","https://openalex.org/W2347866114","https://openalex.org/W2401743419","https://openalex.org/W2116517177","https://openalex.org/W2044903879","https://openalex.org/W2799077327"],"abstract_inverted_index":{"Electronic":[0],"System":[1],"Level":[2,34],"(ESL)":[3],"design":[4,14,21,45],"flow":[5],"tries":[6],"to":[7,18],"handle":[8],"the":[9,44,72],"complexity":[10],"of":[11,67,100],"today's":[12],"System-on-Chip":[13],"and":[15,22,47,94],"verification.":[16],"Due":[17],"this":[19,54,60],"complexity,":[20],"verification":[23,38,51],"methodologies":[24],"start":[25],"from":[26],"an":[27,88],"abstraction":[28,55,89],"level":[29,56,90],"higher":[30,91],"than":[31,71,92,97],"Register":[32],"Transfer":[33],"(RTL).":[35],"In":[36,59],"ESL,":[37],"becomes":[39],"a":[40,49,78,109],"major":[41],"bottleneck":[42],"in":[43],"flow,":[46],"finding":[48],"good":[50],"methodology":[52],"at":[53],"is":[57,87],"important.":[58],"paper,":[61],"we":[62,76,106],"focus":[63],"on":[64],"communication":[65],"parts":[66],"ESL":[68,82],"designs":[69,83],"rather":[70],"computation":[73],"parts.":[74],"Here,":[75],"propose":[77,107],"new":[79],"environment":[80],"for":[81],"called":[84],"RTL+,":[85],"which":[86],"RTL":[93],"yet":[95],"lower":[96],"TLM-2":[98],"implementation":[99],"ESL.":[101],"For":[102],"RTL+":[103],"models":[104],"verification,":[105],"using":[108],"simulation-based":[110],"toolkit":[111],"named":[112],"C++TESK.":[113]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}