{"id":"https://openalex.org/W2428549478","doi":"https://doi.org/10.1109/ewdts.2015.7493161","title":"Next generation of architecture for precise time measurements","display_name":"Next generation of architecture for precise time measurements","publication_year":2015,"publication_date":"2015-09-01","ids":{"openalex":"https://openalex.org/W2428549478","doi":"https://doi.org/10.1109/ewdts.2015.7493161","mag":"2428549478"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2015.7493161","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2015.7493161","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5107870597","display_name":"Jiri Dostal","orcid":null},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":true,"raw_author_name":"Jiri Dostal","raw_affiliation_strings":["Faculty of Information Technology, Czech Technical University in Prague, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, Czech Technical University in Prague, Czech Republic","institution_ids":["https://openalex.org/I44504214"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079275302","display_name":"Vladim\u00edr Smotlacha","orcid":"https://orcid.org/0000-0001-5961-1453"},"institutions":[{"id":"https://openalex.org/I54634078","display_name":"Czech Education and Scientific Network","ror":"https://ror.org/050dkka69","country_code":"CZ","type":"other","lineage":["https://openalex.org/I54634078"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Vladimir Smotlacha","raw_affiliation_strings":["CESNET, Czech Republic"],"affiliations":[{"raw_affiliation_string":"CESNET, Czech Republic","institution_ids":["https://openalex.org/I54634078"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5107870597"],"corresponding_institution_ids":["https://openalex.org/I44504214"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.20240683,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9811999797821045,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9793999791145325,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.9022996425628662},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.7117929458618164},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.708501935005188},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.62209552526474},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6026687622070312},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.4586522579193115},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3973984122276306},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3914850056171417},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12137579917907715}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.9022996425628662},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.7117929458618164},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.708501935005188},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.62209552526474},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6026687622070312},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.4586522579193115},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3973984122276306},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3914850056171417},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12137579917907715},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2015.7493161","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2015.7493161","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W298756693","https://openalex.org/W1741979432","https://openalex.org/W1988679946","https://openalex.org/W1990341034","https://openalex.org/W1996874179","https://openalex.org/W2041029599","https://openalex.org/W2041706999","https://openalex.org/W2163805454","https://openalex.org/W2298385772","https://openalex.org/W2608876992","https://openalex.org/W6736831959"],"related_works":["https://openalex.org/W2544043553","https://openalex.org/W2546284597","https://openalex.org/W2348562861","https://openalex.org/W2540393334","https://openalex.org/W1983570530","https://openalex.org/W2062932566","https://openalex.org/W2390042878","https://openalex.org/W2085828379","https://openalex.org/W2271847574","https://openalex.org/W2746234147"],"abstract_inverted_index":{"This":[0],"paper":[1],"deals":[2],"with":[3,42],"a":[4],"new":[5,59],"generation":[6],"of":[7,49],"our":[8,40],"adapters":[9,22],"for":[10],"atomic":[11],"clock":[12],"timescale":[13],"comparison":[14],"and":[15,29,69],"other":[16],"time":[17,45],"measurements.":[18],"Our":[19],"currently":[20],"operated":[21],"are":[23],"based":[24,44,61],"on":[25,33,62],"Virtex":[26],"5":[27],"FPGA":[28,43],"the":[30,58,63],"further":[31],"development":[32],"this":[34],"platform":[35,68],"is":[36],"obsolete.":[37],"We":[38,56],"describe":[39],"experience":[41],"measurement":[46],"system":[47],"consisting":[48],"one":[50],"or":[51],"two":[52],"channel":[53],"interpolating":[54],"counter.":[55],"propose":[57],"design":[60],"Zynq":[64],"All":[65],"Programmable":[66],"SoC":[67],"present":[70],"testing":[71],"results.":[72]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}