{"id":"https://openalex.org/W2421981162","doi":"https://doi.org/10.1109/ewdts.2015.7493159","title":"Clock gating and multi-VTH low power design methods based on 32/28 nm ORCA processor","display_name":"Clock gating and multi-VTH low power design methods based on 32/28 nm ORCA processor","publication_year":2015,"publication_date":"2015-09-01","ids":{"openalex":"https://openalex.org/W2421981162","doi":"https://doi.org/10.1109/ewdts.2015.7493159","mag":"2421981162"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2015.7493159","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2015.7493159","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111904968","display_name":"Vazgen Melikyan","orcid":"https://orcid.org/0000-0002-1667-6860"},"institutions":[{"id":"https://openalex.org/I191043459","display_name":"National Polytechnic University of Armenia","ror":"https://ror.org/007b9cn27","country_code":"AM","type":"education","lineage":["https://openalex.org/I191043459"]}],"countries":["AM"],"is_corresponding":true,"raw_author_name":"Vazgen Melikyan","raw_affiliation_strings":["National polytechnic university of Armenia, Synopsys Armenia CJSC"],"affiliations":[{"raw_affiliation_string":"National polytechnic university of Armenia, Synopsys Armenia CJSC","institution_ids":["https://openalex.org/I191043459"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052668495","display_name":"E. Babayan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Eduard Babayan","raw_affiliation_strings":["Synopsys Armenia CJSC"],"affiliations":[{"raw_affiliation_string":"Synopsys Armenia CJSC","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067931171","display_name":"A. O. Melikyan","orcid":"https://orcid.org/0000-0002-3825-2356"},"institutions":[{"id":"https://openalex.org/I191043459","display_name":"National Polytechnic University of Armenia","ror":"https://ror.org/007b9cn27","country_code":"AM","type":"education","lineage":["https://openalex.org/I191043459"]}],"countries":["AM"],"is_corresponding":false,"raw_author_name":"Anush Melikyan","raw_affiliation_strings":["National polytechnic university of Armenia"],"affiliations":[{"raw_affiliation_string":"National polytechnic university of Armenia","institution_ids":["https://openalex.org/I191043459"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087857954","display_name":"Davit Babayan","orcid":null},"institutions":[{"id":"https://openalex.org/I191043459","display_name":"National Polytechnic University of Armenia","ror":"https://ror.org/007b9cn27","country_code":"AM","type":"education","lineage":["https://openalex.org/I191043459"]}],"countries":["AM"],"is_corresponding":false,"raw_author_name":"Davit Babayan","raw_affiliation_strings":["National polytechnic university of Armenia, Synopsys Armenia CJSC"],"affiliations":[{"raw_affiliation_string":"National polytechnic university of Armenia, Synopsys Armenia CJSC","institution_ids":["https://openalex.org/I191043459"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005276100","display_name":"Poghos Petrosyan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Poghos Petrosyan","raw_affiliation_strings":["Synopsys Armenia CJSC"],"affiliations":[{"raw_affiliation_string":"Synopsys Armenia CJSC","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032202017","display_name":"Edvard Mkrtchyan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Edvard Mkrtchyan","raw_affiliation_strings":["Synopsys Armenia CJSC"],"affiliations":[{"raw_affiliation_string":"Synopsys Armenia CJSC","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5111904968"],"corresponding_institution_ids":["https://openalex.org/I191043459"],"apc_list":null,"apc_paid":null,"fwci":0.7891,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.77576575,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9921000003814697,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.8737503886222839},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.8497969508171082},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.7741633057594299},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6564651727676392},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.5732452273368835},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.5535222291946411},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.5398278832435608},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5138614177703857},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4942026436328888},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49079379439353943},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.48438817262649536},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.47962531447410583},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.47297847270965576},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4592646360397339},{"id":"https://openalex.org/keywords/branch-predictor","display_name":"Branch predictor","score":0.45564326643943787},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.4309568405151367},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4106304943561554},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36259862780570984},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2564850151538849},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20897722244262695},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.15317630767822266},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15243825316429138},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.1429988443851471},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.13202929496765137},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.1056571900844574},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.0927838385105133},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08324357867240906},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07023808360099792}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.8737503886222839},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.8497969508171082},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.7741633057594299},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6564651727676392},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.5732452273368835},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.5535222291946411},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.5398278832435608},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5138614177703857},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4942026436328888},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49079379439353943},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.48438817262649536},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.47962531447410583},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.47297847270965576},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4592646360397339},{"id":"https://openalex.org/C168522837","wikidata":"https://www.wikidata.org/wiki/Q679552","display_name":"Branch predictor","level":2,"score":0.45564326643943787},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.4309568405151367},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4106304943561554},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36259862780570984},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2564850151538849},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20897722244262695},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.15317630767822266},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15243825316429138},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.1429988443851471},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.13202929496765137},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.1056571900844574},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0927838385105133},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08324357867240906},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07023808360099792},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2015.7493159","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2015.7493159","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8399999737739563}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2207750882","https://openalex.org/W2543312069","https://openalex.org/W6687832637"],"related_works":["https://openalex.org/W2546524276","https://openalex.org/W4226239708","https://openalex.org/W2152979262","https://openalex.org/W3127845477","https://openalex.org/W4254183379","https://openalex.org/W4213166990","https://openalex.org/W2485892467","https://openalex.org/W2421981162","https://openalex.org/W4252084893","https://openalex.org/W2052583367"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"method":[3],"of":[4,16,26],"power":[5,29,43],"optimization":[6],"implemented":[7],"on":[8,45],"RISC":[9],"architecture":[10],"ORCA":[11],"processor":[12,48],"with":[13,37,50],"the":[14,46],"help":[15],"clock":[17],"gating":[18],"and":[19,30,49],"multi-threshold":[20],"approach":[21],"aimed":[22],"at":[23],"significant":[24],"reduction":[25],"dynamic":[27],"(switching)":[28],"leakage":[31],"power.":[32],"The":[33],"results":[34],"are":[35],"compared":[36],"previous":[38],"research":[39],"implementing":[40],"other":[41],"low":[42],"technique":[44],"same":[47],"standard":[51],"design.":[52]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}