{"id":"https://openalex.org/W2549971511","doi":"https://doi.org/10.1109/ewdts.2015.7493157","title":"Low power duty cycle adjustment simple method in high speed serial links","display_name":"Low power duty cycle adjustment simple method in high speed serial links","publication_year":2015,"publication_date":"2015-09-01","ids":{"openalex":"https://openalex.org/W2549971511","doi":"https://doi.org/10.1109/ewdts.2015.7493157","mag":"2549971511"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2015.7493157","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2015.7493157","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111904968","display_name":"Vazgen Melikyan","orcid":"https://orcid.org/0000-0002-1667-6860"},"institutions":[{"id":"https://openalex.org/I191043459","display_name":"National Polytechnic University of Armenia","ror":"https://ror.org/007b9cn27","country_code":"AM","type":"education","lineage":["https://openalex.org/I191043459"]}],"countries":["AM"],"is_corresponding":true,"raw_author_name":"Vazgen Melikyan","raw_affiliation_strings":["Department of Microelectronics Circuits and Systems, State Engineering University of Armenia, Yerevan, Armenia"],"affiliations":[{"raw_affiliation_string":"Department of Microelectronics Circuits and Systems, State Engineering University of Armenia, Yerevan, Armenia","institution_ids":["https://openalex.org/I191043459"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038144852","display_name":"Arthur Sahakyan","orcid":null},"institutions":[{"id":"https://openalex.org/I191043459","display_name":"National Polytechnic University of Armenia","ror":"https://ror.org/007b9cn27","country_code":"AM","type":"education","lineage":["https://openalex.org/I191043459"]}],"countries":["AM"],"is_corresponding":false,"raw_author_name":"Arthur Sahakyan","raw_affiliation_strings":["Department of Microelectronics Circuits and Systems, State Engineering University of Armenia, Yerevan, Armenia"],"affiliations":[{"raw_affiliation_string":"Department of Microelectronics Circuits and Systems, State Engineering University of Armenia, Yerevan, Armenia","institution_ids":["https://openalex.org/I191043459"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034601270","display_name":"Arsen Hekimyan","orcid":null},"institutions":[{"id":"https://openalex.org/I204490831","display_name":"National Research University of Electronic Technology","ror":"https://ror.org/02hf6mx60","country_code":"RU","type":"education","lineage":["https://openalex.org/I204490831"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Arsen Hekimyan","raw_affiliation_strings":["National Research University of Electronic Technology, Moscow, Russia"],"affiliations":[{"raw_affiliation_string":"National Research University of Electronic Technology, Moscow, Russia","institution_ids":["https://openalex.org/I204490831"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017535782","display_name":"Davit Trdatyan","orcid":null},"institutions":[{"id":"https://openalex.org/I99064381","display_name":"National Academy of Sciences of Armenia","ror":"https://ror.org/04mczx267","country_code":"AM","type":"funder","lineage":["https://openalex.org/I99064381"]}],"countries":["AM"],"is_corresponding":false,"raw_author_name":"Davit Trdatyan","raw_affiliation_strings":["European Regional Academy, Yerevan, Armenia"],"affiliations":[{"raw_affiliation_string":"European Regional Academy, Yerevan, Armenia","institution_ids":["https://openalex.org/I99064381"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109206565","display_name":"Aram Shishmanyan","orcid":null},"institutions":[{"id":"https://openalex.org/I99064381","display_name":"National Academy of Sciences of Armenia","ror":"https://ror.org/04mczx267","country_code":"AM","type":"funder","lineage":["https://openalex.org/I99064381"]}],"countries":["AM"],"is_corresponding":false,"raw_author_name":"Aram Shishmanyan","raw_affiliation_strings":["European Regional Academy, Yerevan, Armenia"],"affiliations":[{"raw_affiliation_string":"European Regional Academy, Yerevan, Armenia","institution_ids":["https://openalex.org/I99064381"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069027900","display_name":"Tigran Khazhakyan","orcid":null},"institutions":[{"id":"https://openalex.org/I191043459","display_name":"National Polytechnic University of Armenia","ror":"https://ror.org/007b9cn27","country_code":"AM","type":"education","lineage":["https://openalex.org/I191043459"]}],"countries":["AM"],"is_corresponding":false,"raw_author_name":"Tigran Khazhakyan","raw_affiliation_strings":["Department of Microelectronics Circuits and Systems, State Engineering University of Armenia, Yerevan, Armenia"],"affiliations":[{"raw_affiliation_string":"Department of Microelectronics Circuits and Systems, State Engineering University of Armenia, Yerevan, Armenia","institution_ids":["https://openalex.org/I191043459"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5111904968"],"corresponding_institution_ids":["https://openalex.org/I191043459"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.23094575,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9901000261306763,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9873999953269958,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.7964594960212708},{"id":"https://openalex.org/keywords/usb","display_name":"USB","score":0.7181245684623718},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6728585958480835},{"id":"https://openalex.org/keywords/serial-communication","display_name":"Serial communication","score":0.5501199960708618},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.5231308341026306},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5205205678939819},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.48514851927757263},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47342613339424133},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.47304099798202515},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4629138112068176},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2913058400154114},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.2506868243217468},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2448028326034546},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2364165484905243},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21524295210838318},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.18512603640556335},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13242283463478088}],"concepts":[{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.7964594960212708},{"id":"https://openalex.org/C507366226","wikidata":"https://www.wikidata.org/wiki/Q42378","display_name":"USB","level":3,"score":0.7181245684623718},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6728585958480835},{"id":"https://openalex.org/C51707140","wikidata":"https://www.wikidata.org/wiki/Q518280","display_name":"Serial communication","level":2,"score":0.5501199960708618},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5231308341026306},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5205205678939819},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.48514851927757263},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47342613339424133},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.47304099798202515},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4629138112068176},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2913058400154114},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.2506868243217468},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2448028326034546},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2364165484905243},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21524295210838318},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.18512603640556335},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13242283463478088},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2015.7493157","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2015.7493157","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5299999713897705,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320324101","display_name":"State Committee of Science","ror":"https://ror.org/01ptpr676"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1597620877","https://openalex.org/W2121391506","https://openalex.org/W2130942186","https://openalex.org/W3021620047","https://openalex.org/W6678177138"],"related_works":["https://openalex.org/W4385374337","https://openalex.org/W4252733581","https://openalex.org/W2381196179","https://openalex.org/W2372225036","https://openalex.org/W2110115737","https://openalex.org/W2086724687","https://openalex.org/W4235021281","https://openalex.org/W2390785414","https://openalex.org/W2983916572","https://openalex.org/W2131672737"],"abstract_inverted_index":{"A":[0],"low":[1],"power":[2],"method":[3],"of":[4,25,60,68,97,113],"clock":[5],"signal":[6,21,64],"duty":[7,29,62],"cycle":[8,30,63],"adjustment":[9],"is":[10,34],"presented":[11,86],"in":[12,22,58,65,92],"this":[13],"paper.":[14],"The":[15,85],"proposed":[16],"architecture":[17],"produces":[18],"a":[19],"synchronous":[20,69],"the":[23,66,93],"output":[24],"system":[26,70],"with":[27,48],"50\u00b11%":[28],"over":[31],"PVT,":[32],"which":[33],"needed":[35],"to":[36,53,78],"avoid":[37,79],"data":[38],"error":[39],"and":[40,76,110],"setup/hold":[41],"time":[42],"margins":[43],"violations":[44],"during":[45],"farther":[46],"operation":[47],"data.":[49],"Method":[50],"also":[51],"helps":[52,77],"improve":[54],"noise":[55,74],"immunity,":[56],"because":[57],"case":[59],"50%":[61],"input":[67],"makes":[71],"it":[72],"more":[73],"protected":[75],"phase":[80],"errors":[81],"between":[82],"control":[83],"signals.":[84],"correction":[87],"mechanism":[88],"can":[89],"be":[90],"used":[91],"special":[94],"input/output":[95],"circuits":[96],"several":[98],"standards":[99],"such":[100],"as":[101],"Peripheral":[102],"Component":[103],"Interconnect":[104],"(PCI),":[105],"Universal":[106],"Serial":[107],"Bus":[108],"(USB)":[109],"some":[111],"structures":[112],"ADC/DACs.":[114]},"counts_by_year":[{"year":2022,"cited_by_count":2}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}