{"id":"https://openalex.org/W2440630609","doi":"https://doi.org/10.1109/ewdts.2015.7493148","title":"A power based memory BIST grouping methodology","display_name":"A power based memory BIST grouping methodology","publication_year":2015,"publication_date":"2015-09-01","ids":{"openalex":"https://openalex.org/W2440630609","doi":"https://doi.org/10.1109/ewdts.2015.7493148","mag":"2440630609"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2015.7493148","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2015.7493148","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026868302","display_name":"L. Martirosyan","orcid":"https://orcid.org/0009-0009-8403-0576"},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"L. Martirosyan","raw_affiliation_strings":["Synopsys"],"affiliations":[{"raw_affiliation_string":"Synopsys","institution_ids":["https://openalex.org/I1335490905"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041707514","display_name":"G. Harutyunyan","orcid":"https://orcid.org/0000-0002-9709-8336"},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"G. Harutyunyan","raw_affiliation_strings":["Synopsys"],"affiliations":[{"raw_affiliation_string":"Synopsys","institution_ids":["https://openalex.org/I1335490905"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044147350","display_name":"S. Shoukourian","orcid":null},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"S. Shoukourian","raw_affiliation_strings":["Synopsys"],"affiliations":[{"raw_affiliation_string":"Synopsys","institution_ids":["https://openalex.org/I1335490905"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108606295","display_name":"Y. Zorian","orcid":null},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Y. Zorian","raw_affiliation_strings":["Synopsys"],"affiliations":[{"raw_affiliation_string":"Synopsys","institution_ids":["https://openalex.org/I1335490905"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5026868302"],"corresponding_institution_ids":["https://openalex.org/I1335490905"],"apc_list":null,"apc_paid":null,"fwci":0.646,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.72406957,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7232741117477417},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5833257436752319},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5610342025756836},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.5201380848884583},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.5147678852081299},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4812712073326111},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.4707770049571991},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.43295544385910034},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.41285932064056396},{"id":"https://openalex.org/keywords/power-analysis","display_name":"Power analysis","score":0.4117579460144043},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4076668322086334},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3369132876396179},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.19265979528427124},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16632863879203796},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13540804386138916}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7232741117477417},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5833257436752319},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5610342025756836},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.5201380848884583},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.5147678852081299},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4812712073326111},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.4707770049571991},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.43295544385910034},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.41285932064056396},{"id":"https://openalex.org/C71743495","wikidata":"https://www.wikidata.org/wiki/Q2845210","display_name":"Power analysis","level":3,"score":0.4117579460144043},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4076668322086334},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3369132876396179},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.19265979528427124},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16632863879203796},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13540804386138916},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2015.7493148","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2015.7493148","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1486331313","https://openalex.org/W1517843001","https://openalex.org/W1969237463","https://openalex.org/W1972451656","https://openalex.org/W2005160252","https://openalex.org/W2005989139","https://openalex.org/W2122590361","https://openalex.org/W2149683837","https://openalex.org/W2162086806","https://openalex.org/W3142145731"],"related_works":["https://openalex.org/W1742462572","https://openalex.org/W2906861169","https://openalex.org/W2348831282","https://openalex.org/W2352417476","https://openalex.org/W3030217714","https://openalex.org/W3009549681","https://openalex.org/W2149099062","https://openalex.org/W2500724038","https://openalex.org/W2008937153","https://openalex.org/W1996637381"],"abstract_inverted_index":{"For":[0],"System-on-Chips":[1],"(SoCs)":[2],"one":[3],"of":[4,56,79,85,120,134],"the":[5,26,72,80,132],"most":[6],"critical":[7],"design":[8,52,77],"constraints":[9],"is":[10,64,100,127],"power":[11,30,73,91,121,135],"consumption.":[12,122],"This":[13],"paper":[14],"presents":[15],"memory":[16,50],"built-in":[17],"self-test":[18],"(BIST)":[19],"grouping":[20,44,125],"methodology":[21,93,126],"which":[22,99],"takes":[23],"into":[24],"account":[25],"given":[27],"peak":[28],"power,":[29],"domains":[31],"based":[32,101,128],"on":[33,102,129],"Unified":[34],"Power":[35],"Format":[36],"(UPF)":[37],"and":[38,104,130],"optimal":[39],"test":[40],"time.":[41],"The":[42,107],"mentioned":[43],"criteria":[45],"enable":[46],"to":[47,70],"perform":[48],"power-aware":[49],"BIST":[51,124],"at":[53,82],"early":[54],"stages":[55],"SoC":[57],"design.":[58],"To":[59],"apply":[60],"this":[61],"methodology,":[62],"there":[63],"a":[65,68,76,89,114],"need":[66],"for":[67,94,117],"method":[69],"estimate":[71],"consumption":[74,136],"from":[75],"description":[78],"circuit":[81],"high":[83],"level":[84,96],"abstraction.":[86],"We":[87],"propose":[88],"fast":[90],"estimation":[92,119,137],"register-transfer":[95],"(RTL)":[97],"compilers":[98],"linear":[103],"polynomial":[105],"approximation.":[106],"obtained":[108],"approximate":[109],"functions":[110],"are":[111],"embedded":[112],"in":[113],"script":[115,138],"developed":[116],"automated":[118],"Memory":[123],"uses":[131],"data":[133],"as":[139],"input":[140],"information.":[141]},"counts_by_year":[{"year":2024,"cited_by_count":4},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}