{"id":"https://openalex.org/W2548998814","doi":"https://doi.org/10.1109/ewdts.2015.7493139","title":"An automated technique for design of custom Network-on-Chip topologies","display_name":"An automated technique for design of custom Network-on-Chip topologies","publication_year":2015,"publication_date":"2015-09-01","ids":{"openalex":"https://openalex.org/W2548998814","doi":"https://doi.org/10.1109/ewdts.2015.7493139","mag":"2548998814"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2015.7493139","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2015.7493139","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044443433","display_name":"S. O. Bykov","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"S. O. Bykov","raw_affiliation_strings":["DSP Department, JSC Kobra, Vladimir, Russia"],"affiliations":[{"raw_affiliation_string":"DSP Department, JSC Kobra, Vladimir, Russia","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019089975","display_name":"Sergey Mosin","orcid":"https://orcid.org/0000-0003-1389-2602"},"institutions":[{"id":"https://openalex.org/I4210109043","display_name":"Vladimir State University","ror":"https://ror.org/01nxjpd08","country_code":"RU","type":"education","lineage":["https://openalex.org/I4210109043"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"S. G. Mosin","raw_affiliation_strings":["Computer Engineering Department, Vladimir State University, Vladimir, Russia"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Department, Vladimir State University, Vladimir, Russia","institution_ids":["https://openalex.org/I4210109043"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5044443433"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.27187691,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.8860955238342285},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6799997687339783},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6627559661865234},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6575573086738586},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5323069095611572},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5233427882194519},{"id":"https://openalex.org/keywords/cad","display_name":"CAD","score":0.4810388386249542},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47970646619796753},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42559918761253357},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.404754638671875},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26658040285110474},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.26502639055252075},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13505560159683228},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1325952708721161},{"id":"https://openalex.org/keywords/engineering-drawing","display_name":"Engineering drawing","score":0.10890987515449524}],"concepts":[{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.8860955238342285},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6799997687339783},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6627559661865234},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6575573086738586},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5323069095611572},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5233427882194519},{"id":"https://openalex.org/C194789388","wikidata":"https://www.wikidata.org/wiki/Q17855283","display_name":"CAD","level":2,"score":0.4810388386249542},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47970646619796753},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42559918761253357},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.404754638671875},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26658040285110474},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.26502639055252075},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13505560159683228},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1325952708721161},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.10890987515449524}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2015.7493139","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2015.7493139","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.49000000953674316,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W14063698","https://openalex.org/W1508757285","https://openalex.org/W1548168045","https://openalex.org/W1966736993","https://openalex.org/W1971613221","https://openalex.org/W1999309919","https://openalex.org/W2113615756","https://openalex.org/W2975487723","https://openalex.org/W4253638730","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W1980085932","https://openalex.org/W2594964164","https://openalex.org/W4285224955","https://openalex.org/W2030249421","https://openalex.org/W1966736993","https://openalex.org/W2022199660","https://openalex.org/W2547794540","https://openalex.org/W2161995522","https://openalex.org/W2135981148","https://openalex.org/W2388672758"],"abstract_inverted_index":{"Network-on-Chip":[0,49],"(NoC)":[1],"was":[2],"introduced":[3],"as":[4],"a":[5,41,52],"promising":[6],"paradigm":[7],"that":[8],"can":[9],"respond":[10],"to":[11,25],"the":[12,19,47],"problems":[13],"inherited":[14],"from":[15],"bus-based":[16],"systems.":[17],"In":[18],"general":[20],"case":[21],"it":[22],"is":[23],"better":[24],"design":[26,45],"specific":[27],"topology":[28],"instead":[29],"of":[30,35,46],"regular":[31],"for":[32,43],"effective":[33],"use":[34],"chip":[36],"resources.":[37],"This":[38],"paper":[39],"presents":[40],"technique":[42],"automated":[44],"custom":[48],"topologies":[50],"and":[51],"CAD":[53],"subsystem":[54],"implementing":[55],"it.":[56]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}