{"id":"https://openalex.org/W2428329217","doi":"https://doi.org/10.1109/ewdts.2015.7493138","title":"Standalone functional verification of multicore microprocessor memory subsystem units based on application of memory subsystem models","display_name":"Standalone functional verification of multicore microprocessor memory subsystem units based on application of memory subsystem models","publication_year":2015,"publication_date":"2015-09-01","ids":{"openalex":"https://openalex.org/W2428329217","doi":"https://doi.org/10.1109/ewdts.2015.7493138","mag":"2428329217"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2015.7493138","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2015.7493138","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041331198","display_name":"I.A. Stotland","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Irina Stotland","raw_affiliation_strings":["JSC MCST"],"affiliations":[{"raw_affiliation_string":"JSC MCST","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013174393","display_name":"Aleksey Meshkov","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Aleksey Meshkov","raw_affiliation_strings":["JSC MCST"],"affiliations":[{"raw_affiliation_string":"JSC MCST","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069621793","display_name":"Vitaly Kutsevol","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Vitaly Kutsevol","raw_affiliation_strings":["JSC MCST"],"affiliations":[{"raw_affiliation_string":"JSC MCST","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5041331198"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.646,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.72388934,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7980440258979797},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6685614585876465},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5543399453163147},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5241591930389404},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.47956937551498413},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.4222472906112671},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3962584435939789},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.30500856041908264}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7980440258979797},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6685614585876465},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5543399453163147},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5241591930389404},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.47956937551498413},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.4222472906112671},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3962584435939789},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.30500856041908264}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2015.7493138","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2015.7493138","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5899999737739563}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1491449306","https://openalex.org/W1576418322","https://openalex.org/W1602612484","https://openalex.org/W2029370034","https://openalex.org/W2142685931","https://openalex.org/W2529702211","https://openalex.org/W6629524267","https://openalex.org/W6634612991","https://openalex.org/W6727779222"],"related_works":["https://openalex.org/W39373273","https://openalex.org/W2098026815","https://openalex.org/W2390545901","https://openalex.org/W2351709090","https://openalex.org/W2735012529","https://openalex.org/W2732121450","https://openalex.org/W1970479385","https://openalex.org/W3023876411","https://openalex.org/W4205439893","https://openalex.org/W123152114"],"abstract_inverted_index":{"The":[0,33,66,79,95],"novel":[1],"approach":[2,34],"to":[3,50,89],"functional":[4],"verification":[5,29,108],"of":[6,10,24,39,44,62,68,74,99],"memory":[7,15,41,80,96],"subsystem":[8,42,81,97],"components":[9,76],"multicore":[11],"microprocessors":[12],"with":[13,83],"multilevel":[14],"organization":[16],"are":[17,30,77,109],"considered":[18],"in":[19],"this":[20],"paper.":[21],"Some":[22],"benefits":[23],"application":[25,38],"standalone":[26],"simulation":[27],"based":[28,36,53],"marked":[31],"out.":[32],"is":[35],"on":[37],"high-level":[40],"model":[43,61,82,98],"microprocessor":[45,101],"full-system":[46],"simulator.":[47],"It":[48],"allows":[49],"build":[51],"UVM":[52],"test":[54,70,104],"system":[55,71,105],"and":[56,72,102],"do":[57],"not":[58],"develop":[59],"reference":[60],"the":[63,69,84,93,103],"verified":[64],"unit.":[65],"architecture":[67],"functions":[73],"its":[75],"presented.":[78],"build-in":[85],"checker":[86],"could":[87],"help":[88],"find":[90],"bugs":[91],"during":[92],"simulation.":[94],"Elbrus":[100],"for":[106],"L2-cache":[107],"described.":[110]},"counts_by_year":[{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}