{"id":"https://openalex.org/W2425564205","doi":"https://doi.org/10.1109/ewdts.2015.7493128","title":"An automated fault injection for evaluation of LUTs robustness in SRAM-based FPGAs","display_name":"An automated fault injection for evaluation of LUTs robustness in SRAM-based FPGAs","publication_year":2015,"publication_date":"2015-09-01","ids":{"openalex":"https://openalex.org/W2425564205","doi":"https://doi.org/10.1109/ewdts.2015.7493128","mag":"2425564205"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2015.7493128","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2015.7493128","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059411673","display_name":"Anis Souari","orcid":"https://orcid.org/0000-0001-5347-2042"},"institutions":[{"id":"https://openalex.org/I9736820","display_name":"\u00c9cole de Technologie Sup\u00e9rieure","ror":"https://ror.org/0020snb74","country_code":"CA","type":"education","lineage":["https://openalex.org/I49663120","https://openalex.org/I9736820"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Anis Souari","raw_affiliation_strings":["Electrical Engineering Dept., \u00c9cole de Technologie Sup\u00e9rieure, Montr\u00e9al, Canada"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Dept., \u00c9cole de Technologie Sup\u00e9rieure, Montr\u00e9al, Canada","institution_ids":["https://openalex.org/I9736820"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065451135","display_name":"Claude Thibeault","orcid":"https://orcid.org/0000-0003-1765-9170"},"institutions":[{"id":"https://openalex.org/I9736820","display_name":"\u00c9cole de Technologie Sup\u00e9rieure","ror":"https://ror.org/0020snb74","country_code":"CA","type":"education","lineage":["https://openalex.org/I49663120","https://openalex.org/I9736820"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Claude Thibeault","raw_affiliation_strings":["Electrical Engineering Dept., \u00c9cole de Technologie Sup\u00e9rieure, Montr\u00e9al, Canada"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Dept., \u00c9cole de Technologie Sup\u00e9rieure, Montr\u00e9al, Canada","institution_ids":["https://openalex.org/I9736820"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071840145","display_name":"Yves Blaqui\u00e8re","orcid":"https://orcid.org/0000-0001-6204-7427"},"institutions":[{"id":"https://openalex.org/I159129438","display_name":"Universit\u00e9 du Qu\u00e9bec \u00e0 Montr\u00e9al","ror":"https://ror.org/002rjbv21","country_code":"CA","type":"education","lineage":["https://openalex.org/I159129438","https://openalex.org/I49663120"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Yves Blaquiere","raw_affiliation_strings":["Computer Science Dept., Univ. du Qu\u00e9bec \u00e0 Montr\u00e9al, Montr\u00e9al, Canada"],"affiliations":[{"raw_affiliation_string":"Computer Science Dept., Univ. du Qu\u00e9bec \u00e0 Montr\u00e9al, Montr\u00e9al, Canada","institution_ids":["https://openalex.org/I159129438"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018591544","display_name":"Raoul Velazco","orcid":"https://orcid.org/0000-0002-0902-0783"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Raoul Velazco","raw_affiliation_strings":["TIMA Univ. Grenoble Alpes, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"TIMA Univ. Grenoble Alpes, Grenoble, France","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I899635006"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5059411673"],"corresponding_institution_ids":["https://openalex.org/I9736820"],"apc_list":null,"apc_paid":null,"fwci":0.33415777,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.70141822,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.8396828174591064},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8135349750518799},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7426918745040894},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6440078020095825},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.626763105392456},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.5676363110542297},{"id":"https://openalex.org/keywords/python","display_name":"Python (programming language)","score":0.49772241711616516},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41046640276908875},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15995129942893982},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.08427435159683228}],"concepts":[{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.8396828174591064},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8135349750518799},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7426918745040894},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6440078020095825},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.626763105392456},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.5676363110542297},{"id":"https://openalex.org/C519991488","wikidata":"https://www.wikidata.org/wiki/Q28865","display_name":"Python (programming language)","level":2,"score":0.49772241711616516},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41046640276908875},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15995129942893982},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.08427435159683228},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2015.7493128","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2015.7493128","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1541035134","https://openalex.org/W2005746619","https://openalex.org/W2031376232","https://openalex.org/W2106986126","https://openalex.org/W2115022735","https://openalex.org/W2116587708","https://openalex.org/W2133697335","https://openalex.org/W2135743241","https://openalex.org/W2163131937","https://openalex.org/W2171549192","https://openalex.org/W6679944874"],"related_works":["https://openalex.org/W2341492732","https://openalex.org/W3187193180","https://openalex.org/W106542691","https://openalex.org/W1699080303","https://openalex.org/W3006277082","https://openalex.org/W2610634993","https://openalex.org/W2118518784","https://openalex.org/W2097660413","https://openalex.org/W2081738003","https://openalex.org/W2943396510"],"abstract_inverted_index":{"A":[0,87],"new":[1,122],"fault":[2,75,81,95,116],"injection":[3,76,82,96],"approach":[4,100],"targeting":[5],"the":[6,11,21,26,46,54,70,94],"LUTs":[7,27,47,71,108],"configuration":[8,22,48,109],"bits":[9,23,49,110],"of":[10,28,45,57,115],"Xilinx":[12,123],"SRAM-based":[13],"FPGAs":[14],"is":[15,50,77,90,119],"presented.":[16],"It":[17],"allows":[18],"identifying":[19],"all":[20],"used":[24],"by":[25,52,68,79,85],"a":[29,58,80,113],"specific":[30,59],"design":[31,60],"to":[32,92,106,121],"inject":[33],"Single":[34],"Event":[35],"Upsets":[36,41],"(SEUs)":[37],"and":[38,62,111,118],"Multiple":[39],"Bit":[40],"(MBUs).":[42],"The":[43,74,98],"identification":[44],"done":[51],"comparing":[53],"EBC":[55],"files":[56],"before":[61],"after":[63],"modifying":[64],"its":[65],"XDL":[66],"file":[67],"inverting":[69],"logic":[72],"functions.":[73],"ensured":[78],"macro":[83],"provided":[84],"Xilinx.":[86],"Python":[88],"script":[89],"deployed":[91],"automate":[93],"procedure.":[97],"proposed":[99],"does":[101],"not":[102],"require":[103],"extra":[104],"tools":[105],"identify":[107],"offers":[112],"100%":[114],"coverage":[117],"applicable":[120],"FPGA":[124],"generations.":[125]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}