{"id":"https://openalex.org/W2420938899","doi":"https://doi.org/10.1109/ewdts.2015.7493126","title":"Automatic transformation of SystemC designs to speed up simulation","display_name":"Automatic transformation of SystemC designs to speed up simulation","publication_year":2015,"publication_date":"2015-09-01","ids":{"openalex":"https://openalex.org/W2420938899","doi":"https://doi.org/10.1109/ewdts.2015.7493126","mag":"2420938899"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2015.7493126","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2015.7493126","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082462090","display_name":"Maxim Petrov","orcid":null},"institutions":[{"id":"https://openalex.org/I212220629","display_name":"Peter the Great St. Petersburg Polytechnic University","ror":"https://ror.org/02x91aj62","country_code":"RU","type":"education","lineage":["https://openalex.org/I212220629"]}],"countries":["RU"],"is_corresponding":true,"raw_author_name":"Maxim Petrov","raw_affiliation_strings":["St. Petersburg Polytechnic University, Russia"],"affiliations":[{"raw_affiliation_string":"St. Petersburg Polytechnic University, Russia","institution_ids":["https://openalex.org/I212220629"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003741488","display_name":"Kirili Gagarski","orcid":null},"institutions":[{"id":"https://openalex.org/I212220629","display_name":"Peter the Great St. Petersburg Polytechnic University","ror":"https://ror.org/02x91aj62","country_code":"RU","type":"education","lineage":["https://openalex.org/I212220629"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Kirili Gagarski","raw_affiliation_strings":["St. Petersburg Polytechnic University, Russia"],"affiliations":[{"raw_affiliation_string":"St. Petersburg Polytechnic University, Russia","institution_ids":["https://openalex.org/I212220629"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048524054","display_name":"Mikhail Moiseev","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mikhail Moiseev","raw_affiliation_strings":["Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5082462090"],"corresponding_institution_ids":["https://openalex.org/I212220629"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.20005407,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9928833246231079},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8320097923278809},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.6411312222480774},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.5640536546707153},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5312198400497437},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5211682319641113},{"id":"https://openalex.org/keywords/transformation","display_name":"Transformation (genetics)","score":0.4964361786842346},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4849269688129425},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46962952613830566},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4462684690952301}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9928833246231079},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8320097923278809},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.6411312222480774},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.5640536546707153},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5312198400497437},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5211682319641113},{"id":"https://openalex.org/C204241405","wikidata":"https://www.wikidata.org/wiki/Q461499","display_name":"Transformation (genetics)","level":3,"score":0.4964361786842346},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4849269688129425},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46962952613830566},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4462684690952301},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2015.7493126","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2015.7493126","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1540531211","https://openalex.org/W1541455178","https://openalex.org/W2049485732","https://openalex.org/W2060549506","https://openalex.org/W2119413201","https://openalex.org/W2146345014","https://openalex.org/W2153999116","https://openalex.org/W2156685634","https://openalex.org/W2166942069","https://openalex.org/W3144740260","https://openalex.org/W4253669045","https://openalex.org/W6632241306","https://openalex.org/W6662861123","https://openalex.org/W6683039737"],"related_works":["https://openalex.org/W1525398417","https://openalex.org/W2532163536","https://openalex.org/W2266880325","https://openalex.org/W2069603759","https://openalex.org/W2149449165","https://openalex.org/W2119788505","https://openalex.org/W1576344679","https://openalex.org/W2547475129","https://openalex.org/W2059569687","https://openalex.org/W4238487776"],"abstract_inverted_index":{"SystemC":[0,13,40,73],"language":[1],"is":[2,44,60,65],"widely":[3],"used":[4],"for":[5,84],"hardware":[6],"design":[7,51],"and":[8,71,97],"verification.":[9],"Simulation":[10],"of":[11,38,49],"large":[12],"designs":[14],"may":[15],"be":[16],"quite":[17],"time-consuming,":[18],"that":[19],"limits":[20],"its":[21],"applicability,":[22],"especially":[23],"in":[24,67],"virtual":[25],"platforms.":[26],"In":[27],"this":[28],"paper":[29],"we":[30],"propose":[31],"an":[32],"approach":[33,43,64],"to":[34,52,79],"speed":[35],"up":[36],"simulation":[37,59],"synthesizable":[39],"designs.":[41],"The":[42,81],"based":[45],"on":[46,95],"automatic":[47],"transformation":[48],"the":[50,68],"equivalent":[53],"one":[54],"with":[55],"event-based":[56],"synchronization,":[57],"which":[58,76],"much":[61],"faster.":[62],"Our":[63],"implemented":[66],"SCAccel":[69],"tool":[70],"a":[72,85],"kernel":[74],"patch,":[75],"are":[77],"available":[78],"download.":[80],"evaluation":[82],"results":[83],"real":[86],"world":[87],"system-on-chip":[88],"show":[89],"performance":[90],"boost":[91],"1.6...41":[92],"times,":[93],"depends":[94],"testbench":[96],"system":[98],"configuration.":[99]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}