{"id":"https://openalex.org/W2434005696","doi":"https://doi.org/10.1109/ewdts.2015.7493124","title":"Functional approach in self-timed circuit design","display_name":"Functional approach in self-timed circuit design","publication_year":2015,"publication_date":"2015-09-01","ids":{"openalex":"https://openalex.org/W2434005696","doi":"https://doi.org/10.1109/ewdts.2015.7493124","mag":"2434005696"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2015.7493124","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2015.7493124","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013738833","display_name":"L. P. Plekhanov","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"L. P. Plekhanov","raw_affiliation_strings":["Department of perspective computer systems architecture, IPI RAS, Moscow, Russian Federation"],"affiliations":[{"raw_affiliation_string":"Department of perspective computer systems architecture, IPI RAS, Moscow, Russian Federation","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112143042","display_name":"Victor N. Zakharov","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"V. N. Zakharov","raw_affiliation_strings":["Department of perspective computer systems architecture, IPI RAS, Moscow, Russian Federation"],"affiliations":[{"raw_affiliation_string":"Department of perspective computer systems architecture, IPI RAS, Moscow, Russian Federation","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015068592","display_name":"Yu. A. Stepchenkov","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Y. A. Stepchenkov","raw_affiliation_strings":["Department of perspective computer systems architecture, IPI RAS, Moscow, Russian Federation"],"affiliations":[{"raw_affiliation_string":"Department of perspective computer systems architecture, IPI RAS, Moscow, Russian Federation","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5013738833"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.21010342,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"12","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.21439999341964722,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.21439999341964722,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13935","display_name":"Mathematical Control Systems and Analysis","score":0.10599999874830246,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.73586505651474},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7325344681739807},{"id":"https://openalex.org/keywords/circuit-complexity","display_name":"Circuit complexity","score":0.5345646142959595},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.46282798051834106},{"id":"https://openalex.org/keywords/network-analysis","display_name":"Network analysis","score":0.45180264115333557},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4391612112522125},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.4334888756275177},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.39013180136680603},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3723081648349762},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3584712743759155},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.34803617000579834},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.08205556869506836},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0759991705417633},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07373479008674622}],"concepts":[{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.73586505651474},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7325344681739807},{"id":"https://openalex.org/C90702460","wikidata":"https://www.wikidata.org/wiki/Q1055112","display_name":"Circuit complexity","level":3,"score":0.5345646142959595},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.46282798051834106},{"id":"https://openalex.org/C32946077","wikidata":"https://www.wikidata.org/wiki/Q618079","display_name":"Network analysis","level":2,"score":0.45180264115333557},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4391612112522125},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.4334888756275177},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.39013180136680603},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3723081648349762},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3584712743759155},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.34803617000579834},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.08205556869506836},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0759991705417633},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07373479008674622},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2015.7493124","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2015.7493124","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1481548771","https://openalex.org/W1483902580","https://openalex.org/W1570043190","https://openalex.org/W2003598123","https://openalex.org/W2016259411","https://openalex.org/W4243902015","https://openalex.org/W6628858413","https://openalex.org/W7062389935"],"related_works":["https://openalex.org/W2371937260","https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W2056896932","https://openalex.org/W2614722573","https://openalex.org/W2121963733","https://openalex.org/W1977171228","https://openalex.org/W2059422871"],"abstract_inverted_index":{"Self-timed":[0],"circuits":[1,18,105,109],"have":[2],"the":[3,13,21,28,48,54,62,72,75,87,91,100,116,122],"unique":[4],"properties":[5],"of":[6,9,12,16,30,67,81,90,93,99,103,110,115],"a":[7],"lack":[8],"competition.":[10],"One":[11],"main":[14,101],"problems":[15,102],"such":[17],"design":[19,106],"-":[20,74,107],"analysis":[22,108],"on":[23,61,71],"self-timing":[24],"(elements":[25],"switching)":[26],"and":[27],"construction":[29],"large":[31],"circuits.":[32,52],"In":[33,53],"traditional":[34],"approach":[35,56,96],"computational":[36],"complexity":[37,80],"is":[38,84],"so":[39],"great,":[40],"that":[41],"it":[42],"does":[43],"not":[44],"allow":[45],"to":[46,86],"analyze":[47],"most":[49],"important":[50],"practical":[51],"functional":[55],"we":[57],"propose":[58],"hierarchical":[59],"method:":[60],"lower":[63],"level":[64],"logic":[65],"functions":[66],"elements":[68],"are":[69],"analyzed,":[70],"top":[73],"relationships":[76],"between":[77],"blocks.":[78],"The":[79,113],"calculations":[82],"here":[83],"close":[85],"linear":[88],"function":[89],"size":[92],"circuit.":[94],"Such":[95],"solves":[97],"one":[98],"self-timed":[104],"any":[111],"size.":[112],"efficiency":[114],"proposed":[117],"methods":[118],"was":[119],"confirmed":[120],"by":[121],"developed":[123],"SW.":[124]},"counts_by_year":[],"updated_date":"2026-03-03T08:47:05.690250","created_date":"2025-10-10T00:00:00"}