{"id":"https://openalex.org/W2441097664","doi":"https://doi.org/10.1109/ewdts.2015.7493110","title":"Speed-independent floating point coprocessor","display_name":"Speed-independent floating point coprocessor","publication_year":2015,"publication_date":"2015-09-01","ids":{"openalex":"https://openalex.org/W2441097664","doi":"https://doi.org/10.1109/ewdts.2015.7493110","mag":"2441097664"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2015.7493110","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2015.7493110","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015068592","display_name":"Yu. A. Stepchenkov","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Y. A. Stepchenkov","raw_affiliation_strings":["Department of perspective computer systems architecture, IPI RAS, Moscow, Russian Federation"],"affiliations":[{"raw_affiliation_string":"Department of perspective computer systems architecture, IPI RAS, Moscow, Russian Federation","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112143042","display_name":"Victor N. Zakharov","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"V. N. Zakharov","raw_affiliation_strings":["Department of perspective computer systems architecture, IPI RAS, Moscow, Russian Federation"],"affiliations":[{"raw_affiliation_string":"Department of perspective computer systems architecture, IPI RAS, Moscow, Russian Federation","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007123359","display_name":"Yuri Rogdestvenski","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Y. V. Rogdestvenski","raw_affiliation_strings":["Department of perspective computer systems architecture, IPI RAS, Moscow, Russian Federation"],"affiliations":[{"raw_affiliation_string":"Department of perspective computer systems architecture, IPI RAS, Moscow, Russian Federation","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059244811","display_name":"Yury Diachenko","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Y. G. Diachenko","raw_affiliation_strings":["Department of perspective computer systems architecture, IPI RAS, Moscow, Russian Federation"],"affiliations":[{"raw_affiliation_string":"Department of perspective computer systems architecture, IPI RAS, Moscow, Russian Federation","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048346690","display_name":"N. V. Morozov","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"N. V. Morozov","raw_affiliation_strings":["Department of perspective computer systems architecture, IPI RAS, Moscow, Russian Federation"],"affiliations":[{"raw_affiliation_string":"Department of perspective computer systems architecture, IPI RAS, Moscow, Russian Federation","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110417664","display_name":"D.Yu. Stepchenkov","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D. Y. Stepchenkov","raw_affiliation_strings":["Department of perspective computer systems architecture, IPI RAS, Moscow, Russian Federation"],"affiliations":[{"raw_affiliation_string":"Department of perspective computer systems architecture, IPI RAS, Moscow, Russian Federation","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5015068592"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.323,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.63963233,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.9173109531402588},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.7227668762207031},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7088973522186279},{"id":"https://openalex.org/keywords/floating-point-unit","display_name":"Floating-point unit","score":0.6684992909431458},{"id":"https://openalex.org/keywords/single-precision-floating-point-format","display_name":"Single-precision floating-point format","score":0.592191755771637},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.5724121332168579},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.56593257188797},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5558093786239624},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.528439998626709},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5127516984939575},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.47172680497169495},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.42594027519226074},{"id":"https://openalex.org/keywords/double-precision-floating-point-format","display_name":"Double-precision floating-point format","score":0.4176780581474304},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.415722131729126},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.41468703746795654},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4137919545173645},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3118090033531189},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.25699692964553833},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14969712495803833},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.13812798261642456},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1012067198753357},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08927220106124878}],"concepts":[{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.9173109531402588},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.7227668762207031},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7088973522186279},{"id":"https://openalex.org/C110305270","wikidata":"https://www.wikidata.org/wiki/Q733507","display_name":"Floating-point unit","level":3,"score":0.6684992909431458},{"id":"https://openalex.org/C133095886","wikidata":"https://www.wikidata.org/wiki/Q1307173","display_name":"Single-precision floating-point format","level":3,"score":0.592191755771637},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.5724121332168579},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.56593257188797},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5558093786239624},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.528439998626709},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5127516984939575},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.47172680497169495},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.42594027519226074},{"id":"https://openalex.org/C35912277","wikidata":"https://www.wikidata.org/wiki/Q1243369","display_name":"Double-precision floating-point format","level":3,"score":0.4176780581474304},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.415722131729126},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.41468703746795654},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4137919545173645},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3118090033531189},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.25699692964553833},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14969712495803833},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.13812798261642456},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1012067198753357},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08927220106124878},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2015.7493110","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2015.7493110","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1481548771","https://openalex.org/W1483902580","https://openalex.org/W1595476539","https://openalex.org/W2083869853","https://openalex.org/W2128615926","https://openalex.org/W2153039279","https://openalex.org/W2283046092","https://openalex.org/W6628858413"],"related_works":["https://openalex.org/W2116803521","https://openalex.org/W1564887326","https://openalex.org/W4383066258","https://openalex.org/W2169016399","https://openalex.org/W3215589575","https://openalex.org/W2000092506","https://openalex.org/W1578642488","https://openalex.org/W1589067093","https://openalex.org/W2363539709","https://openalex.org/W2541658314"],"abstract_inverted_index":{"Speed-independent":[0],"fused":[1],"multiply-add":[2],"unit":[3,42],"as":[4],"a":[5,22,46,56],"coprocessor":[6],"is":[7,27,43],"represented.":[8],"It":[9,54],"purely":[10],"conforms":[11],"to":[12,30,59],"IEEE":[13],"754":[14],"Standard.":[15],"For":[16],"minimization":[17],"hardware":[18],"and":[19,62],"power":[20,63],"consumption,":[21],"number":[23],"of":[24,48,67],"pipeline":[25],"stages":[26],"reduced":[28],"down":[29],"two.":[31],"Wallace":[32],"tree":[33],"in":[34],"the":[35],"multiplier":[36],"utilizes":[37],"redundant":[38],"self-timed":[39],"code.":[40],"Represented":[41],"developed":[44],"on":[45],"base":[47],"standard":[49],"65-nm":[50],"CMOS":[51],"bulk":[52],"process.":[53],"provides":[55],"performance":[57],"up":[58],"0.54":[60],"Gflops,":[61],"consumption":[64],"at":[65],"level":[66],"450":[68],"m":[69],"W/Gflops.":[70]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}