{"id":"https://openalex.org/W2434115434","doi":"https://doi.org/10.1109/ewdts.2015.7493105","title":"Fully delay and multiple stuck-at faults testable FSM design","display_name":"Fully delay and multiple stuck-at faults testable FSM design","publication_year":2015,"publication_date":"2015-09-01","ids":{"openalex":"https://openalex.org/W2434115434","doi":"https://doi.org/10.1109/ewdts.2015.7493105","mag":"2434115434"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2015.7493105","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2015.7493105","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059600435","display_name":"A. Matrosova","orcid":"https://orcid.org/0000-0002-8662-4740"},"institutions":[{"id":"https://openalex.org/I196355604","display_name":"National Research Tomsk State University","ror":"https://ror.org/02he2nc27","country_code":"RU","type":"education","lineage":["https://openalex.org/I196355604"]}],"countries":["RU"],"is_corresponding":true,"raw_author_name":"A. Matrosova","raw_affiliation_strings":["Department of Applied Mathematics and Cybernetics, Tomsk State University, Tomsk, Russia"],"affiliations":[{"raw_affiliation_string":"Department of Applied Mathematics and Cybernetics, Tomsk State University, Tomsk, Russia","institution_ids":["https://openalex.org/I196355604"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065881096","display_name":"V. Andreeva","orcid":"https://orcid.org/0000-0003-1691-3448"},"institutions":[{"id":"https://openalex.org/I196355604","display_name":"National Research Tomsk State University","ror":"https://ror.org/02he2nc27","country_code":"RU","type":"education","lineage":["https://openalex.org/I196355604"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"V. Andreeva","raw_affiliation_strings":["Department of Applied Mathematics and Cybernetics, Tomsk State University, Tomsk, Russia"],"affiliations":[{"raw_affiliation_string":"Department of Applied Mathematics and Cybernetics, Tomsk State University, Tomsk, Russia","institution_ids":["https://openalex.org/I196355604"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072383611","display_name":"V. V. Tomkov","orcid":null},"institutions":[{"id":"https://openalex.org/I196355604","display_name":"National Research Tomsk State University","ror":"https://ror.org/02he2nc27","country_code":"RU","type":"education","lineage":["https://openalex.org/I196355604"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"V. Tomkov","raw_affiliation_strings":["Department of Applied Mathematics and Cybernetics, Tomsk State University, Tomsk, Russia"],"affiliations":[{"raw_affiliation_string":"Department of Applied Mathematics and Cybernetics, Tomsk State University, Tomsk, Russia","institution_ids":["https://openalex.org/I196355604"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5059600435"],"corresponding_institution_ids":["https://openalex.org/I196355604"],"apc_list":null,"apc_paid":null,"fwci":0.323,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.63936199,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"vc 20","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.7775170803070068},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5536516308784485},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5255067348480225},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5124819278717041},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.4771380126476288},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.4726247787475586},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.46992361545562744},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.46506550908088684},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.43778783082962036},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.436451256275177},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.43477556109428406},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3593444228172302},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3239629864692688},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31834691762924194},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2537977993488312},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.2319326102733612},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16849026083946228},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.16517505049705505},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.13755816221237183},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.0742802619934082}],"concepts":[{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.7775170803070068},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5536516308784485},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5255067348480225},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5124819278717041},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4771380126476288},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4726247787475586},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.46992361545562744},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.46506550908088684},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.43778783082962036},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.436451256275177},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.43477556109428406},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3593444228172302},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3239629864692688},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31834691762924194},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2537977993488312},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.2319326102733612},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16849026083946228},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.16517505049705505},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.13755816221237183},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0742802619934082},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2015.7493105","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2015.7493105","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4300000071525574,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1500238730","https://openalex.org/W2024632819","https://openalex.org/W2030360623","https://openalex.org/W2076275614","https://openalex.org/W2097533419","https://openalex.org/W6656470888","https://openalex.org/W6658163152"],"related_works":["https://openalex.org/W2358223609","https://openalex.org/W2157191248","https://openalex.org/W2107525390","https://openalex.org/W2150046587","https://openalex.org/W2164493372","https://openalex.org/W1589327193","https://openalex.org/W1679970298","https://openalex.org/W2168652618","https://openalex.org/W2166402441","https://openalex.org/W2090956884"],"abstract_inverted_index":{"Development":[0],"of":[1,21,39,61,81,88],"nanometer":[2],"technologies":[3],"increases":[4],"demands":[5],"to":[6,14,27,52],"logical":[7,41],"circuit":[8,23,56,90],"testability.":[9],"It":[10],"is":[11,25,50,92],"not":[12],"enough":[13],"test":[15,28,71,97],"stuck-at":[16,30,75],"faults":[17,31,38,76],"at":[18,32,77],"gate":[19,33,79],"poles":[20,34,80],"a":[22,40,58,62,86],"it":[24,49],"necessary":[26],"multiple":[29,74],"along":[35],"with":[36],"delay":[37,87],"circuit.":[42],"In":[43],"this":[44],"paper":[45],"we":[46],"show":[47],"that":[48],"possible":[51],"derive":[53],"the":[54,69,78,82],"sequential":[55,83],"from":[57],"transition":[59],"table":[60],"finite":[63],"state":[64],"machine":[65],"(FSM)":[66],"which":[67],"has":[68],"short":[70],"detecting":[72],"all":[73],"circuit,":[84],"and":[85,96],"each":[89],"path":[91],"detectable.":[93],"Some":[94],"structural":[95],"simplifications":[98],"are":[99],"suggested.":[100]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}