{"id":"https://openalex.org/W2420071635","doi":"https://doi.org/10.1109/ewdts.2015.7493099","title":"Multiple stuck-at fault testability of a combinational circuit derived by covering ROBDD nodes by Invert-And-Or sub-circuits","display_name":"Multiple stuck-at fault testability of a combinational circuit derived by covering ROBDD nodes by Invert-And-Or sub-circuits","publication_year":2015,"publication_date":"2015-09-01","ids":{"openalex":"https://openalex.org/W2420071635","doi":"https://doi.org/10.1109/ewdts.2015.7493099","mag":"2420071635"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2015.7493099","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2015.7493099","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059600435","display_name":"A. Matrosova","orcid":"https://orcid.org/0000-0002-8662-4740"},"institutions":[{"id":"https://openalex.org/I196355604","display_name":"National Research Tomsk State University","ror":"https://ror.org/02he2nc27","country_code":"RU","type":"education","lineage":["https://openalex.org/I196355604"]}],"countries":["RU"],"is_corresponding":true,"raw_author_name":"A. Matrosova","raw_affiliation_strings":["Tomsk State University, Tomsk, Russia"],"affiliations":[{"raw_affiliation_string":"Tomsk State University, Tomsk, Russia","institution_ids":["https://openalex.org/I196355604"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113823672","display_name":"E. Mitrofanov","orcid":null},"institutions":[{"id":"https://openalex.org/I196355604","display_name":"National Research Tomsk State University","ror":"https://ror.org/02he2nc27","country_code":"RU","type":"education","lineage":["https://openalex.org/I196355604"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"E. Mitrofanov","raw_affiliation_strings":["Tomsk State University, Tomsk, Russia"],"affiliations":[{"raw_affiliation_string":"Tomsk State University, Tomsk, Russia","institution_ids":["https://openalex.org/I196355604"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045092501","display_name":"Toral Shah","orcid":"https://orcid.org/0000-0003-4037-2418"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"T. Shah","raw_affiliation_strings":["Indian Institute of Technology (IIT), Bombay, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology (IIT), Bombay, India","institution_ids":["https://openalex.org/I162827531"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5059600435"],"corresponding_institution_ids":["https://openalex.org/I196355604"],"apc_list":null,"apc_paid":null,"fwci":0.323,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.63873119,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"vc 20","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.8216774463653564},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.7666732668876648},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5887704491615295},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5305008888244629},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.511191189289093},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5060896277427673},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.47807931900024414},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.4367721974849701},{"id":"https://openalex.org/keywords/stuck-at-fault","display_name":"Stuck-at fault","score":0.43440109491348267},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.43049079179763794},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4285799562931061},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3820653557777405},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.29523569345474243},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.26145872473716736},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1932254135608673},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.11491724848747253},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0756717324256897}],"concepts":[{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.8216774463653564},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7666732668876648},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5887704491615295},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5305008888244629},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.511191189289093},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5060896277427673},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.47807931900024414},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.4367721974849701},{"id":"https://openalex.org/C13625343","wikidata":"https://www.wikidata.org/wiki/Q7627418","display_name":"Stuck-at fault","level":4,"score":0.43440109491348267},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.43049079179763794},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4285799562931061},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3820653557777405},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.29523569345474243},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.26145872473716736},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1932254135608673},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.11491724848747253},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0756717324256897},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2015.7493099","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2015.7493099","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1498479608","https://openalex.org/W1556370277","https://openalex.org/W2030360623","https://openalex.org/W6658163152"],"related_works":["https://openalex.org/W2120257283","https://openalex.org/W2117563988","https://openalex.org/W4240466429","https://openalex.org/W1910267371","https://openalex.org/W2109406176","https://openalex.org/W2157154381","https://openalex.org/W2161696808","https://openalex.org/W4252048065","https://openalex.org/W4253743993","https://openalex.org/W2885828488"],"abstract_inverted_index":{"Multiple":[0],"stuck-at":[1,25,40,56],"fault":[2,26],"testability":[3,28],"becomes":[4],"very":[5],"important":[6],"for":[7,38,54],"high":[8],"performance":[9],"circuits.":[10],"Combinational":[11],"circuits":[12],"derived":[13],"by":[14,18],"covering":[15],"ROBDD":[16],"nodes":[17,95],"Invert-And-Or":[19],"sub-circuits":[20,49,65],"are":[21,71],"considered.":[22],"Their":[23],"multiple":[24,55],"(MSAF)":[27],"is":[29,33,83,90],"set":[30,63],"up.":[31],"It":[32],"shown":[34],"that":[35,68],"a":[36,99],"test":[37,53,69,81],"single":[39],"faults":[41,57],"(SAFs)":[42],"at":[43,59],"input":[44],"and":[45],"output":[46],"poles":[47,60],"of":[48,61,64,93,96],"coincides":[50],"with":[51],"the":[52,74,77,91],"(MSAFs)":[58],"any":[62],"under":[66],"condition":[67],"patterns":[70],"delivered":[72],"to":[73],"circuit":[75,100],"in":[76],"determined":[78],"order.":[79],"MSAFs":[80],"length":[82],"not":[84],"more":[85],"than":[86],"4N,":[87],"where":[88],"N":[89],"number":[92],"internal":[94],"ROBDDs":[97],"describing":[98],"behavior.":[101]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}