{"id":"https://openalex.org/W2060452830","doi":"https://doi.org/10.1109/ewdts.2014.7027103","title":"Combinational circuits without false paths","display_name":"Combinational circuits without false paths","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2060452830","doi":"https://doi.org/10.1109/ewdts.2014.7027103","mag":"2060452830"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2014.7027103","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2014.7027103","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of IEEE East-West Design & Test Symposium (EWDTS 2014)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059600435","display_name":"A. Matrosova","orcid":"https://orcid.org/0000-0002-8662-4740"},"institutions":[{"id":"https://openalex.org/I196355604","display_name":"National Research Tomsk State University","ror":"https://ror.org/02he2nc27","country_code":"RU","type":"education","lineage":["https://openalex.org/I196355604"]}],"countries":["RU"],"is_corresponding":true,"raw_author_name":"A. Matrosova","raw_affiliation_strings":["Department of Applied Mathematics and Cybernetics, Tomsk State University, Tomsk, Russia","Department of Applied Mathematics and Cybernetics, Tomsk state university, Russia"],"affiliations":[{"raw_affiliation_string":"Department of Applied Mathematics and Cybernetics, Tomsk State University, Tomsk, Russia","institution_ids":["https://openalex.org/I196355604"]},{"raw_affiliation_string":"Department of Applied Mathematics and Cybernetics, Tomsk state university, Russia","institution_ids":["https://openalex.org/I196355604"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065424728","display_name":"Dmitry Kudin","orcid":"https://orcid.org/0000-0002-9174-224X"},"institutions":[{"id":"https://openalex.org/I59081768","display_name":"Gorno-Altaisk State University","ror":"https://ror.org/03p7g4h78","country_code":"RU","type":"education","lineage":["https://openalex.org/I59081768"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"D. Kudin","raw_affiliation_strings":["Gorno-Altaisk State University, Gorno-Altaisk, Russia","Gorno-Altaisk State University, Russia"],"affiliations":[{"raw_affiliation_string":"Gorno-Altaisk State University, Gorno-Altaisk, Russia","institution_ids":["https://openalex.org/I59081768"]},{"raw_affiliation_string":"Gorno-Altaisk State University, Russia","institution_ids":["https://openalex.org/I59081768"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057338970","display_name":"\u0415. \u0410. \u041d\u0438\u043a\u043e\u043b\u0430\u0435\u0432\u0430","orcid":"https://orcid.org/0000-0001-7146-7220"},"institutions":[{"id":"https://openalex.org/I196355604","display_name":"National Research Tomsk State University","ror":"https://ror.org/02he2nc27","country_code":"RU","type":"education","lineage":["https://openalex.org/I196355604"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"E. Nikolaeva","raw_affiliation_strings":["Department of Applied Mathematics and Cybernetics, Tomsk State University, Tomsk, Russia","Department of Applied Mathematics and Cybernetics, Tomsk state university, Russia"],"affiliations":[{"raw_affiliation_string":"Department of Applied Mathematics and Cybernetics, Tomsk State University, Tomsk, Russia","institution_ids":["https://openalex.org/I196355604"]},{"raw_affiliation_string":"Department of Applied Mathematics and Cybernetics, Tomsk state university, Russia","institution_ids":["https://openalex.org/I196355604"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5059600435"],"corresponding_institution_ids":["https://openalex.org/I196355604"],"apc_list":null,"apc_paid":null,"fwci":0.3065,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.59375554,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.879810631275177},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6201088428497314},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5381413698196411},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5355026721954346},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.48628365993499756},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4341300129890442},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.36393803358078003},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.34074628353118896},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11351311206817627},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.08981463313102722}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.879810631275177},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6201088428497314},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5381413698196411},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5355026721954346},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.48628365993499756},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4341300129890442},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.36393803358078003},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.34074628353118896},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11351311206817627},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.08981463313102722},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2014.7027103","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2014.7027103","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of IEEE East-West Design & Test Symposium (EWDTS 2014)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2030360623","https://openalex.org/W2036824070","https://openalex.org/W2073906243","https://openalex.org/W2076275614","https://openalex.org/W2111994103","https://openalex.org/W2168880240"],"related_works":["https://openalex.org/W29481652","https://openalex.org/W4248668797","https://openalex.org/W2110968362","https://openalex.org/W4238178324","https://openalex.org/W3141297747","https://openalex.org/W2106889348","https://openalex.org/W2111485030","https://openalex.org/W4390345338","https://openalex.org/W96064250","https://openalex.org/W2884916459"],"abstract_inverted_index":{"It":[0,66],"is":[1,16,64,67],"known":[2],"that":[3,31,69],"identifying":[4],"false":[5,14,36,58,96],"paths":[6,15,37,59,97],"allows":[7],"improving":[8],"a":[9,61],"circuit":[10,29,63],"performance":[11],"but":[12],"finding":[13],"associated":[17],"with":[18,77],"large":[19],"calculations.":[20],"In":[21],"this":[22,86],"paper":[23],"we":[24],"suggest":[25],"methods":[26,44,81],"of":[27,35,54,57,73,92],"combinational":[28,62],"design":[30,43,80],"guarantee":[32],"an":[33,55],"absence":[34,56],"in":[38,60],"the":[39,46,70,78,83,93],"resulting":[40],"circuits.":[41,90],"Some":[42],"keeping":[45,82],"specification":[47,74],"formulae":[48,75,84],"are":[49,98],"considered.":[50],"The":[51],"sufficient":[52],"condition":[53,87],"formulated.":[65],"shown":[68],"certain":[71],"types":[72],"together":[76],"proper":[79],"provide":[85],"for":[88],"resulted":[89],"Examples":[91],"circuits":[94],"without":[95],"given.":[99]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}