{"id":"https://openalex.org/W2000934700","doi":"https://doi.org/10.1109/ewdts.2014.7027070","title":"The linear logic synthesis of k-valued digital structures in the analogous circuitry basis","display_name":"The linear logic synthesis of k-valued digital structures in the analogous circuitry basis","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2000934700","doi":"https://doi.org/10.1109/ewdts.2014.7027070","mag":"2000934700"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2014.7027070","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2014.7027070","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of IEEE East-West Design &amp; Test Symposium (EWDTS 2014)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086232572","display_name":"Nikolay N. Prokopenko","orcid":"https://orcid.org/0000-0001-8291-1753"},"institutions":[{"id":"https://openalex.org/I4210097717","display_name":"Don State Technical University","ror":"https://ror.org/00x5je630","country_code":"RU","type":"education","lineage":["https://openalex.org/I4210097717"]},{"id":"https://openalex.org/I3020615197","display_name":"Institute of Service and Entrepreneurship of DGTU","ror":"https://ror.org/01rzj1953","country_code":"RU","type":"education","lineage":["https://openalex.org/I3020615197"]}],"countries":["RU"],"is_corresponding":true,"raw_author_name":"Nikolay N. Prokopenko","raw_affiliation_strings":["Don State Technical University, Russia"],"affiliations":[{"raw_affiliation_string":"Don State Technical University, Russia","institution_ids":["https://openalex.org/I3020615197","https://openalex.org/I4210097717"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113478262","display_name":"\u041d. \u0418. \u0427\u0435\u0440\u043d\u043e\u0432","orcid":null},"institutions":[{"id":"https://openalex.org/I137534880","display_name":"Southern Federal University","ror":"https://ror.org/01tv9ph92","country_code":"RU","type":"education","lineage":["https://openalex.org/I137534880"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Nikolay I. Chernov","raw_affiliation_strings":["Southern Federal University, Russia","Southern Federal University,  Russia"],"affiliations":[{"raw_affiliation_string":"Southern Federal University, Russia","institution_ids":["https://openalex.org/I137534880"]},{"raw_affiliation_string":"Southern Federal University,  Russia","institution_ids":["https://openalex.org/I137534880"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112496983","display_name":"Vladislav Ya. Yugai","orcid":null},"institutions":[{"id":"https://openalex.org/I137534880","display_name":"Southern Federal University","ror":"https://ror.org/01tv9ph92","country_code":"RU","type":"education","lineage":["https://openalex.org/I137534880"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Vladislav Ya. Yugai","raw_affiliation_strings":["Southern Federal University, Russia","Southern Federal University,  Russia"],"affiliations":[{"raw_affiliation_string":"Southern Federal University, Russia","institution_ids":["https://openalex.org/I137534880"]},{"raw_affiliation_string":"Southern Federal University,  Russia","institution_ids":["https://openalex.org/I137534880"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5086232572"],"corresponding_institution_ids":["https://openalex.org/I3020615197","https://openalex.org/I4210097717"],"apc_list":null,"apc_paid":null,"fwci":1.5324,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.82056058,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"199","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9915000200271606,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9915000200271606,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9904000163078308,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9854999780654907,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/basis","display_name":"Basis (linear algebra)","score":0.6978838443756104},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6185902953147888},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5908896327018738},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5481266975402832},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4868583083152771},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.43659624457359314},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.42523226141929626},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.366528183221817},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3571706712245941},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3552360534667969},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3392803370952606},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.25104743242263794},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19744646549224854},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18146511912345886}],"concepts":[{"id":"https://openalex.org/C12426560","wikidata":"https://www.wikidata.org/wiki/Q189569","display_name":"Basis (linear algebra)","level":2,"score":0.6978838443756104},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6185902953147888},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5908896327018738},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5481266975402832},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4868583083152771},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.43659624457359314},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.42523226141929626},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.366528183221817},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3571706712245941},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3552360534667969},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3392803370952606},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.25104743242263794},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19744646549224854},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18146511912345886},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2014.7027070","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2014.7027070","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of IEEE East-West Design &amp; Test Symposium (EWDTS 2014)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","score":0.5099999904632568,"display_name":"Sustainable cities and communities"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321912","display_name":"Ministry of Education and Science of the Russian Federation","ror":"https://ror.org/00ghqgy32"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W110643256","https://openalex.org/W2049591699","https://openalex.org/W2119733669","https://openalex.org/W2129799042","https://openalex.org/W2159519358","https://openalex.org/W2319549361"],"related_works":["https://openalex.org/W1980349267","https://openalex.org/W1966764473","https://openalex.org/W3010731809","https://openalex.org/W2098419840","https://openalex.org/W2373127312","https://openalex.org/W2197466303","https://openalex.org/W2351310008","https://openalex.org/W659242671","https://openalex.org/W2766377030","https://openalex.org/W2386022279"],"abstract_inverted_index":{"The":[0,16,33],"non-classical":[1],"(linear)":[2],"approach":[3],"to":[4],"the":[5,24],"logic":[6],"synthesis":[7],"of":[8,11,21,23,37],"k-valued":[9,38],"elements":[10],"computer":[12],"engineering":[13],"is":[14],"considered.":[15],"method":[17],"and":[18],"fundamental":[19],"principles":[20],"building":[22],"circuitry":[25],"basis,":[26],"different":[27],"from":[28],"traditional":[29],"ones,":[30],"are":[31,41],"described.":[32],"new":[34],"circuit":[35],"solutions":[36],"logical":[39],"gates":[40],"suggested.":[42]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
