{"id":"https://openalex.org/W2037289184","doi":"https://doi.org/10.1109/ewdts.2014.7027066","title":"Active-mode leakage power optimization using state-preserving techniques","display_name":"Active-mode leakage power optimization using state-preserving techniques","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2037289184","doi":"https://doi.org/10.1109/ewdts.2014.7027066","mag":"2037289184"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2014.7027066","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2014.7027066","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of IEEE East-West Design & Test Symposium (EWDTS 2014)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005208391","display_name":"\u0410. \u0412. \u041a\u043e\u0440\u0448\u0443\u043d\u043e\u0432","orcid":"https://orcid.org/0000-0002-2470-5836"},"institutions":[{"id":"https://openalex.org/I204490831","display_name":"National Research University of Electronic Technology","ror":"https://ror.org/02hf6mx60","country_code":"RU","type":"education","lineage":["https://openalex.org/I204490831"]}],"countries":["RU"],"is_corresponding":true,"raw_author_name":"Andrey V. Korshunov","raw_affiliation_strings":["National Research University of Electronic Technology (MIET), Moscow, Russia","National Research University of Electronic Technology MIET, Moscow, Russia"],"affiliations":[{"raw_affiliation_string":"National Research University of Electronic Technology (MIET), Moscow, Russia","institution_ids":["https://openalex.org/I204490831"]},{"raw_affiliation_string":"National Research University of Electronic Technology MIET, Moscow, Russia","institution_ids":["https://openalex.org/I204490831"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030879388","display_name":"Pavel Volobuev","orcid":null},"institutions":[{"id":"https://openalex.org/I204490831","display_name":"National Research University of Electronic Technology","ror":"https://ror.org/02hf6mx60","country_code":"RU","type":"education","lineage":["https://openalex.org/I204490831"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Pavel S. Volobuev","raw_affiliation_strings":["National Research University of Electronic Technology (MIET), Moscow, Russia","National Research University of Electronic Technology MIET, Moscow, Russia"],"affiliations":[{"raw_affiliation_string":"National Research University of Electronic Technology (MIET), Moscow, Russia","institution_ids":["https://openalex.org/I204490831"]},{"raw_affiliation_string":"National Research University of Electronic Technology MIET, Moscow, Russia","institution_ids":["https://openalex.org/I204490831"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5005208391"],"corresponding_institution_ids":["https://openalex.org/I204490831"],"apc_list":null,"apc_paid":null,"fwci":0.18498087,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.5927134,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.7731118202209473},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.7467896342277527},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6525759696960449},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.6309443116188049},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.6221436858177185},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.59611976146698},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.5389822721481323},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5225514769554138},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5163837671279907},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4363112449645996},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.42584165930747986},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.4254646599292755},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4214211404323578},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.38534215092658997},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.299068808555603},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.267281711101532},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2254171073436737},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.21336627006530762},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.18128114938735962},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.14462482929229736},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.13412082195281982},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.11351573467254639}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.7731118202209473},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.7467896342277527},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6525759696960449},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.6309443116188049},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.6221436858177185},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.59611976146698},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.5389822721481323},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5225514769554138},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5163837671279907},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4363112449645996},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.42584165930747986},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.4254646599292755},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4214211404323578},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.38534215092658997},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.299068808555603},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.267281711101532},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2254171073436737},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21336627006530762},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.18128114938735962},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.14462482929229736},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.13412082195281982},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.11351573467254639},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2014.7027066","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2014.7027066","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of IEEE East-West Design & Test Symposium (EWDTS 2014)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1633471522","https://openalex.org/W2005728592","https://openalex.org/W2025382543","https://openalex.org/W2048984379","https://openalex.org/W2065771407","https://openalex.org/W2113774150","https://openalex.org/W2119060381","https://openalex.org/W2129314263","https://openalex.org/W2131862714","https://openalex.org/W2153087216","https://openalex.org/W2166243422","https://openalex.org/W3140585965","https://openalex.org/W4239594101","https://openalex.org/W6677925612"],"related_works":["https://openalex.org/W4239594101","https://openalex.org/W2005728592","https://openalex.org/W1967837781","https://openalex.org/W1572860757","https://openalex.org/W2145376025","https://openalex.org/W2485892467","https://openalex.org/W2885301170","https://openalex.org/W4252084893","https://openalex.org/W2207750882","https://openalex.org/W2037289184"],"abstract_inverted_index":{"As":[0],"technology":[1],"sizes":[2],"shrink,":[3],"the":[4,14,73,100],"developers":[5],"come":[6],"upon":[7],"a":[8,62],"problem":[9],"of":[10,33,39,97,113],"leakage":[11,108],"currents.":[12],"Among":[13],"different":[15,90],"power":[16,21,34,101],"reduction":[17,109],"approaches":[18,41],"there":[19,60],"are":[20],"gating":[22],"and":[23,68],"clock":[24],"gating,":[25],"which":[26],"can":[27,94,106],"significantly":[28],"eliminate":[29],"(cut":[30],"down)":[31],"components":[32],"consumption.":[35],"The":[36],"combined":[37,116],"use":[38],"these":[40],"shows":[42],"great":[43],"promise.":[44],"In":[45],"fact,":[46],"this":[47],"good":[48],"idea":[49],"poses":[50],"challenges":[51],"due":[52],"to":[53,76],"some":[54],"difficulties":[55],"in":[56,64,85,110],"practical":[57],"integration.":[58],"First,":[59],"is":[61],"need":[63,75],"additional":[65],"control":[66],"logic":[67,86],"timing":[69],"overheads":[70],"appear.":[71],"Secondly,":[72],"flip-flops":[74,98],"be":[77],"shut":[78],"down":[79],"during":[80,99],"active-mode":[81],"without":[82],"any":[83],"loss":[84],"states.":[87],"We":[88],"examine":[89],"state-preserving":[91],"techniques":[92,105],"that":[93],"retain":[95],"data":[96],"gating.":[102],"All":[103],"presenting":[104],"achieve":[107],"active":[111],"mode":[112],"operation":[114],"for":[115],"approach.":[117]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}