{"id":"https://openalex.org/W2065552064","doi":"https://doi.org/10.1109/ewdts.2014.7027061","title":"An efficient signature loading mechanism for memory repair","display_name":"An efficient signature loading mechanism for memory repair","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2065552064","doi":"https://doi.org/10.1109/ewdts.2014.7027061","mag":"2065552064"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2014.7027061","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2014.7027061","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of IEEE East-West Design & Test Symposium (EWDTS 2014)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035869219","display_name":"Vrezh Sargsyan","orcid":null},"institutions":[{"id":"https://openalex.org/I204490831","display_name":"National Research University of Electronic Technology","ror":"https://ror.org/02hf6mx60","country_code":"RU","type":"education","lineage":["https://openalex.org/I204490831"]},{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH","RU"],"is_corresponding":true,"raw_author_name":"Vrezh Sargsyan","raw_affiliation_strings":["Synopsys, National Research University of Electronic Technology / MIET, Moscow, Russia","Synopsys Yerevan, Armenia"],"affiliations":[{"raw_affiliation_string":"Synopsys, National Research University of Electronic Technology / MIET, Moscow, Russia","institution_ids":["https://openalex.org/I204490831"]},{"raw_affiliation_string":"Synopsys Yerevan, Armenia","institution_ids":["https://openalex.org/I1335490905"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5035869219"],"corresponding_institution_ids":["https://openalex.org/I204490831","https://openalex.org/I1335490905"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11876424,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/signature","display_name":"Signature (topology)","score":0.7778952717781067},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6379295587539673},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.6333582401275635},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5632714629173279},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.46604931354522705},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.44973719120025635},{"id":"https://openalex.org/keywords/mechanism","display_name":"Mechanism (biology)","score":0.4494834840297699},{"id":"https://openalex.org/keywords/memory-test","display_name":"Memory test","score":0.41218674182891846},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3866555690765381},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2462245523929596},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17763137817382812},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.14982888102531433},{"id":"https://openalex.org/keywords/psychology","display_name":"Psychology","score":0.07010972499847412}],"concepts":[{"id":"https://openalex.org/C2779696439","wikidata":"https://www.wikidata.org/wiki/Q7512811","display_name":"Signature (topology)","level":2,"score":0.7778952717781067},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6379295587539673},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.6333582401275635},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5632714629173279},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.46604931354522705},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.44973719120025635},{"id":"https://openalex.org/C89611455","wikidata":"https://www.wikidata.org/wiki/Q6804646","display_name":"Mechanism (biology)","level":2,"score":0.4494834840297699},{"id":"https://openalex.org/C3017990537","wikidata":"https://www.wikidata.org/wiki/Q6815759","display_name":"Memory test","level":3,"score":0.41218674182891846},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3866555690765381},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2462245523929596},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17763137817382812},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.14982888102531433},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.07010972499847412},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C169900460","wikidata":"https://www.wikidata.org/wiki/Q2200417","display_name":"Cognition","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C169760540","wikidata":"https://www.wikidata.org/wiki/Q207011","display_name":"Neuroscience","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2014.7027061","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2014.7027061","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of IEEE East-West Design & Test Symposium (EWDTS 2014)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2079486027","https://openalex.org/W2099089225","https://openalex.org/W2122442616","https://openalex.org/W2138356008","https://openalex.org/W2150714491","https://openalex.org/W2503952136"],"related_works":["https://openalex.org/W4232477441","https://openalex.org/W4232117715","https://openalex.org/W2124030650","https://openalex.org/W2115073733","https://openalex.org/W2102771100","https://openalex.org/W2075699787","https://openalex.org/W2412067816","https://openalex.org/W2130559068","https://openalex.org/W4390075484","https://openalex.org/W2086435556"],"abstract_inverted_index":{"Built-in":[0],"Self-Test":[1],"(BIST)":[2],"and":[3,15],"Built-In":[4],"Self-Repair":[5],"(BISR)":[6],"have":[7],"been":[8],"widely":[9],"used":[10],"for":[11],"embedded":[12],"memories":[13],"test":[14],"repair":[16,28,39,46,56],"purposes.":[17],"One":[18],"of":[19,22],"the":[20,26],"disadvantages":[21],"these":[23],"circuits":[24],"is":[25,34,50],"memory":[27,45,55],"signature":[29,47],"delivery":[30],"process":[31],"at":[32],"what":[33],"typically":[35],"known":[36],"as":[37],"hard":[38],"flow.":[40],"In":[41],"this":[42],"paper,":[43],"a":[44],"loading":[48],"mechanism":[49],"introduced,":[51],"which":[52],"significantly":[53],"reduces":[54],"organization":[57],"time.":[58]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}