{"id":"https://openalex.org/W2094040921","doi":"https://doi.org/10.1109/ewdts.2013.6673219","title":"A research of heuristic optimization approaches to the test set compaction procedure based on a decomposition tree for combinational circuits","display_name":"A research of heuristic optimization approaches to the test set compaction procedure based on a decomposition tree for combinational circuits","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2094040921","doi":"https://doi.org/10.1109/ewdts.2013.6673219","mag":"2094040921"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2013.6673219","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2013.6673219","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"East-West Design & Test Symposium (EWDTS 2013)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065881096","display_name":"V. Andreeva","orcid":"https://orcid.org/0000-0003-1691-3448"},"institutions":[{"id":"https://openalex.org/I196355604","display_name":"National Research Tomsk State University","ror":"https://ror.org/02he2nc27","country_code":"RU","type":"education","lineage":["https://openalex.org/I196355604"]}],"countries":["RU"],"is_corresponding":true,"raw_author_name":"Valentina Andreeva","raw_affiliation_strings":["Department of Applied Mathematics and Cybernetics, Tomsk state university, Tomsk, Russia","Dept. of Appl. Math. & Cybern., Tomsk State Univ., Tomsk, Russia"],"affiliations":[{"raw_affiliation_string":"Department of Applied Mathematics and Cybernetics, Tomsk state university, Tomsk, Russia","institution_ids":["https://openalex.org/I196355604"]},{"raw_affiliation_string":"Dept. of Appl. Math. & Cybern., Tomsk State Univ., Tomsk, Russia","institution_ids":["https://openalex.org/I196355604"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032299562","display_name":"Kirill A. Sorudeykin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210166207","display_name":"Research & Development Corporation","ror":"https://ror.org/05rjdm522","country_code":"CA","type":"facility","lineage":["https://openalex.org/I4210166207"]},{"id":"https://openalex.org/I8765205","display_name":"V. N. Karazin Kharkiv National University","ror":"https://ror.org/03ftejk10","country_code":"UA","type":"education","lineage":["https://openalex.org/I8765205"]}],"countries":["CA","UA"],"is_corresponding":false,"raw_author_name":"Kirill A. Sorudeykin","raw_affiliation_strings":["Kharkov National University of Radio Electronics, Relevance Research & Development Corporation","Relevance R&D Corp., Kharkov Nat. Univ. of Radio Electron., Kharkov, Ukraine"],"affiliations":[{"raw_affiliation_string":"Kharkov National University of Radio Electronics, Relevance Research & Development Corporation","institution_ids":["https://openalex.org/I4210166207"]},{"raw_affiliation_string":"Relevance R&D Corp., Kharkov Nat. Univ. of Radio Electron., Kharkov, Ukraine","institution_ids":["https://openalex.org/I8765205"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5065881096"],"corresponding_institution_ids":["https://openalex.org/I196355604"],"apc_list":null,"apc_paid":null,"fwci":0.3152,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.62324792,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"22","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9912999868392944,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.703728437423706},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6937291622161865},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.6426462531089783},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6102812886238098},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.5862799882888794},{"id":"https://openalex.org/keywords/decomposition","display_name":"Decomposition","score":0.5396556854248047},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5276937484741211},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5136174559593201},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.5043865442276001},{"id":"https://openalex.org/keywords/b-tree","display_name":"B-tree","score":0.41267114877700806},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3231773376464844},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.29327696561813354},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.1943766474723816},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12307277321815491},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11640089750289917},{"id":"https://openalex.org/keywords/binary-tree","display_name":"Binary tree","score":0.0896444022655487}],"concepts":[{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.703728437423706},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6937291622161865},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.6426462531089783},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6102812886238098},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.5862799882888794},{"id":"https://openalex.org/C124681953","wikidata":"https://www.wikidata.org/wiki/Q339062","display_name":"Decomposition","level":2,"score":0.5396556854248047},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5276937484741211},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5136174559593201},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.5043865442276001},{"id":"https://openalex.org/C78669399","wikidata":"https://www.wikidata.org/wiki/Q677051","display_name":"B-tree","level":3,"score":0.41267114877700806},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3231773376464844},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.29327696561813354},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.1943766474723816},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12307277321815491},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11640089750289917},{"id":"https://openalex.org/C197855036","wikidata":"https://www.wikidata.org/wiki/Q380172","display_name":"Binary tree","level":2,"score":0.0896444022655487},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2013.6673219","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2013.6673219","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"East-West Design & Test Symposium (EWDTS 2013)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1554885925","https://openalex.org/W1991599544","https://openalex.org/W2079750733","https://openalex.org/W2089875208","https://openalex.org/W2110634061","https://openalex.org/W2123101243","https://openalex.org/W2123690544","https://openalex.org/W2124629253","https://openalex.org/W2152056415","https://openalex.org/W2161706161","https://openalex.org/W2169430754","https://openalex.org/W3098401940"],"related_works":["https://openalex.org/W2117563988","https://openalex.org/W1412895167","https://openalex.org/W2120257283","https://openalex.org/W2132684947","https://openalex.org/W4238986168","https://openalex.org/W2165817266","https://openalex.org/W4240466429","https://openalex.org/W2161696808","https://openalex.org/W2125459034","https://openalex.org/W1493811107"],"abstract_inverted_index":{"In":[0,32],"this":[1],"paper":[2],"an":[3],"improved":[4],"procedure":[5,62],"of":[6,8,19,50,57,73,79],"compaction":[7,61,80],"a":[9,24,37,48,66,81,94],"test":[10,67,74,82],"set":[11,68,72],"for":[12],"combinational":[13],"circuits":[14],"is":[15,21,63,84],"considered.":[16],"The":[17,60,76],"goal":[18],"optimization":[20],"to":[22,65,85],"exclude":[23],"covering":[25],"step":[26],"from":[27],"the":[28,88,100],"earlier":[29],"proposed":[30],"method.":[31],"result":[33],"we":[34],"will":[35,41,46,98],"have":[36],"heuristic":[38],"algorithm":[39],"which":[40],"work":[42],"much":[43],"quicker":[44],"and":[45,54,104],"suppose":[47],"lot":[49],"possible":[51],"future":[52],"improvements":[53],"wide":[55],"space":[56],"further":[58],"development.":[59],"oriented":[64],"that":[69],"represented":[70],"as":[71],"cubes.":[75],"main":[77],"idea":[78],"cubes":[83],"find":[86],"all":[87],"maximally":[89],"compatible":[90],"subsets":[91],"by":[92],"constructing":[93],"decomposition":[95],"tree.":[96],"We":[97],"consider":[99],"practical":[101],"applications,":[102],"experiments":[103],"evaluative":[105],"analysis.":[106]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}