{"id":"https://openalex.org/W2014913655","doi":"https://doi.org/10.1109/ewdts.2013.6673200","title":"Hardware reduction for compositional microprogram control unit dedicated for CPLD systems","display_name":"Hardware reduction for compositional microprogram control unit dedicated for CPLD systems","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2014913655","doi":"https://doi.org/10.1109/ewdts.2013.6673200","mag":"2014913655"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2013.6673200","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2013.6673200","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"East-West Design & Test Symposium (EWDTS 2013)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113854921","display_name":"\u0410. \u0410. \u0411\u0430\u0440\u043a\u0430\u043b\u043e\u0432","orcid":null},"institutions":[{"id":"https://openalex.org/I46305939","display_name":"University of Zielona G\u00f3ra","ror":"https://ror.org/04fzm7v55","country_code":"PL","type":"education","lineage":["https://openalex.org/I46305939"]}],"countries":["PL"],"is_corresponding":true,"raw_author_name":"A. Barkalov","raw_affiliation_strings":["Institute of Computer Engineering and Electronics, Zielona Gora, Poland","Inst. of Comput. Eng. & Electron., Zielona Go\u0301ra, Poland"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Engineering and Electronics, Zielona Gora, Poland","institution_ids":["https://openalex.org/I46305939"]},{"raw_affiliation_string":"Inst. of Comput. Eng. & Electron., Zielona Go\u0301ra, Poland","institution_ids":["https://openalex.org/I46305939"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079123162","display_name":"Larysa Titarenko","orcid":"https://orcid.org/0000-0001-9558-3322"},"institutions":[{"id":"https://openalex.org/I46305939","display_name":"University of Zielona G\u00f3ra","ror":"https://ror.org/04fzm7v55","country_code":"PL","type":"education","lineage":["https://openalex.org/I46305939"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"L. Titarenko","raw_affiliation_strings":["Institute of Computer Engineering and Electronics, Zielona Gora, Poland","Inst. of Comput. Eng. & Electron., Zielona Go\u0301ra, Poland"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Engineering and Electronics, Zielona Gora, Poland","institution_ids":["https://openalex.org/I46305939"]},{"raw_affiliation_string":"Inst. of Comput. Eng. & Electron., Zielona Go\u0301ra, Poland","institution_ids":["https://openalex.org/I46305939"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036913891","display_name":"\u0141. Smoli\u0144ski","orcid":null},"institutions":[{"id":"https://openalex.org/I46305939","display_name":"University of Zielona G\u00f3ra","ror":"https://ror.org/04fzm7v55","country_code":"PL","type":"education","lineage":["https://openalex.org/I46305939"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"L. Smolinski","raw_affiliation_strings":["Institute of Computer Engineering and Electronics, Zielona Gora, Poland","Inst. of Comput. Eng. & Electron., Zielona Go\u0301ra, Poland"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Engineering and Electronics, Zielona Gora, Poland","institution_ids":["https://openalex.org/I46305939"]},{"raw_affiliation_string":"Inst. of Comput. Eng. & Electron., Zielona Go\u0301ra, Poland","institution_ids":["https://openalex.org/I46305939"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5113854921"],"corresponding_institution_ids":["https://openalex.org/I46305939"],"apc_list":null,"apc_paid":null,"fwci":0.6304,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.68886707,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9851999878883362,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9842000007629395,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/complex-programmable-logic-device","display_name":"Complex programmable logic device","score":0.9654897451400757},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8095470666885376},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6574443578720093},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.6154161095619202},{"id":"https://openalex.org/keywords/control-unit","display_name":"Control unit","score":0.6100199818611145},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.5298594832420349},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4614793658256531},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.4570976793766022},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.44990074634552},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3746146559715271}],"concepts":[{"id":"https://openalex.org/C128315158","wikidata":"https://www.wikidata.org/wiki/Q1063858","display_name":"Complex programmable logic device","level":2,"score":0.9654897451400757},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8095470666885376},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6574443578720093},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.6154161095619202},{"id":"https://openalex.org/C81988521","wikidata":"https://www.wikidata.org/wiki/Q676838","display_name":"Control unit","level":2,"score":0.6100199818611145},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.5298594832420349},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4614793658256531},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.4570976793766022},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.44990074634552},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3746146559715271},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2013.6673200","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2013.6673200","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"East-West Design & Test Symposium (EWDTS 2013)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W49964179","https://openalex.org/W251131796","https://openalex.org/W1489025655","https://openalex.org/W2129183345","https://openalex.org/W2253888286","https://openalex.org/W2483541570","https://openalex.org/W4213095369"],"related_works":["https://openalex.org/W1904803855","https://openalex.org/W2360552902","https://openalex.org/W1580934452","https://openalex.org/W2376859467","https://openalex.org/W2394445438","https://openalex.org/W2377349870","https://openalex.org/W2137476003","https://openalex.org/W2365608572","https://openalex.org/W2360594863","https://openalex.org/W2361856954"],"abstract_inverted_index":{"The":[0,18,56],"method":[1,19,71],"of":[2,31,42,49,68],"hardware":[3],"reduction":[4],"is":[5,8,20,73],"proposed":[6,70],"which":[7],"dedicated":[9],"for":[10,46],"compositional":[11],"microprogram":[12],"control":[13],"unit":[14],"implemented":[15],"in":[16,29,52],"CPLD.":[17,55],"based":[21],"on":[22],"using":[23],"more":[24],"than":[25],"one":[26],"data":[27],"source":[28],"calculation":[30],"microinstruction":[32],"address.":[33],"Such":[34],"approach":[35],"permits":[36],"to":[37,62],"the":[38,40,47,50,53,59,64,69],"decrease":[39],"number":[41],"logic":[43],"blocks":[44],"used":[45],"implementation":[48],"controller":[51],"target":[54],"paper":[57],"presents":[58],"conditions":[60],"needed":[61],"apply":[63],"method.":[65],"An":[66],"example":[67],"application":[72],"given.":[74]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}