{"id":"https://openalex.org/W2044281367","doi":"https://doi.org/10.1109/ewdts.2013.6673195","title":"Implementation of address-based data sorting on different FPGA platforms","display_name":"Implementation of address-based data sorting on different FPGA platforms","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2044281367","doi":"https://doi.org/10.1109/ewdts.2013.6673195","mag":"2044281367"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2013.6673195","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2013.6673195","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"East-West Design &amp; Test Symposium (EWDTS 2013)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032307964","display_name":"Dmitri Mihhailov","orcid":"https://orcid.org/0000-0003-1167-2120"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":true,"raw_author_name":"Dmitri Mihhailov","raw_affiliation_strings":["Department of computer Engineering, Tallinn University of Technology, Tallinn, Estonia","Dept. of Comput. Eng., Tallinn Univ. of Technol., Tallinn, Estonia#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of computer Engineering, Tallinn University of Technology, Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Dept. of Comput. Eng., Tallinn Univ. of Technol., Tallinn, Estonia#TAB#","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069958724","display_name":"Alexander Sudnitson","orcid":null},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Alexander Sudnitson","raw_affiliation_strings":["Department of computer Engineering, Tallinn University of Technology, Tallinn, Estonia","Dept. of Comput. Eng., Tallinn Univ. of Technol., Tallinn, Estonia#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of computer Engineering, Tallinn University of Technology, Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Dept. of Comput. Eng., Tallinn Univ. of Technol., Tallinn, Estonia#TAB#","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053527505","display_name":"Valery Sklyarov","orcid":"https://orcid.org/0000-0003-0349-8329"},"institutions":[{"id":"https://openalex.org/I60858718","display_name":"University of Aveiro","ror":"https://ror.org/00nt41z93","country_code":"PT","type":"education","lineage":["https://openalex.org/I60858718"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Valery Sklyarov","raw_affiliation_strings":["DETI/IEETA, University of Aveiro, Aveiro, Portugal","DETI / IEETA - University of Aveiro, Aveiro, Portugal"],"affiliations":[{"raw_affiliation_string":"DETI/IEETA, University of Aveiro, Aveiro, Portugal","institution_ids":["https://openalex.org/I60858718"]},{"raw_affiliation_string":"DETI / IEETA - University of Aveiro, Aveiro, Portugal","institution_ids":["https://openalex.org/I60858718"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085215501","display_name":"Iouliia Skliarova","orcid":"https://orcid.org/0000-0002-6684-9416"},"institutions":[{"id":"https://openalex.org/I60858718","display_name":"University of Aveiro","ror":"https://ror.org/00nt41z93","country_code":"PT","type":"education","lineage":["https://openalex.org/I60858718"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Iouliia Skliarova","raw_affiliation_strings":["DETI/IEETA, University of Aveiro, Aveiro, Portugal","DETI / IEETA - University of Aveiro, Aveiro, Portugal"],"affiliations":[{"raw_affiliation_string":"DETI/IEETA, University of Aveiro, Aveiro, Portugal","institution_ids":["https://openalex.org/I60858718"]},{"raw_affiliation_string":"DETI / IEETA - University of Aveiro, Aveiro, Portugal","institution_ids":["https://openalex.org/I60858718"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5032307964"],"corresponding_institution_ids":["https://openalex.org/I111112146"],"apc_list":null,"apc_paid":null,"fwci":0.6304,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.69779484,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"3","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.889980137348175},{"id":"https://openalex.org/keywords/sorting","display_name":"Sorting","score":0.8216574192047119},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.772848904132843},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5701326727867126},{"id":"https://openalex.org/keywords/sorting-algorithm","display_name":"Sorting algorithm","score":0.5597410798072815},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.5454913973808289},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4925282895565033},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4779629707336426},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4560825824737549},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44916611909866333},{"id":"https://openalex.org/keywords/sort","display_name":"sort","score":0.43373504281044006},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3967004716396332},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3291128873825073},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2581900954246521},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10698923468589783},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09073203802108765},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.08572900295257568}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.889980137348175},{"id":"https://openalex.org/C111696304","wikidata":"https://www.wikidata.org/wiki/Q2303697","display_name":"Sorting","level":2,"score":0.8216574192047119},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.772848904132843},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5701326727867126},{"id":"https://openalex.org/C108094655","wikidata":"https://www.wikidata.org/wiki/Q181593","display_name":"Sorting algorithm","level":3,"score":0.5597410798072815},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.5454913973808289},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4925282895565033},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4779629707336426},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4560825824737549},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44916611909866333},{"id":"https://openalex.org/C88548561","wikidata":"https://www.wikidata.org/wiki/Q347599","display_name":"sort","level":2,"score":0.43373504281044006},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3967004716396332},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3291128873825073},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2581900954246521},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10698923468589783},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09073203802108765},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.08572900295257568},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2013.6673195","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2013.6673195","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"East-West Design &amp; Test Symposium (EWDTS 2013)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320334779","display_name":"Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia","ror":"https://ror.org/00snfqn58"},{"id":"https://openalex.org/F4320335322","display_name":"European Regional Development Fund","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W562261471","https://openalex.org/W1210565257","https://openalex.org/W2072974923","https://openalex.org/W2089672536","https://openalex.org/W2094173296","https://openalex.org/W2095737821","https://openalex.org/W2095890830","https://openalex.org/W2108907376","https://openalex.org/W2113755305","https://openalex.org/W2127167431","https://openalex.org/W2137708693","https://openalex.org/W2235490217","https://openalex.org/W2752061190","https://openalex.org/W6674475102"],"related_works":["https://openalex.org/W2809748609","https://openalex.org/W2095055219","https://openalex.org/W2482527088","https://openalex.org/W3033694952","https://openalex.org/W2908348257","https://openalex.org/W4392178020","https://openalex.org/W2994182992","https://openalex.org/W2085265870","https://openalex.org/W2362374543","https://openalex.org/W2348196682"],"abstract_inverted_index":{"Among":[0],"numerous":[1],"tasks":[2],"that":[3,44,92],"need":[4],"to":[5,11,40,52,121],"be":[6,12,97],"solved,":[7],"sorting":[8,81],"is":[9,20,29,37,90],"considered":[10],"one":[13],"of":[14,26,47,61,68,78,114,119],"the":[15,48,59,62,93,112],"most":[16],"important.":[17],"Since":[18],"it":[19],"time":[21],"consuming":[22],"for":[23,32],"large":[24],"volumes":[25],"data,":[27],"acceleration":[28],"greatly":[30],"required":[31,63],"many":[33],"practical":[34],"applications.":[35],"It":[36,89],"also":[38,66],"important":[39],"discover":[41],"such":[42],"methods":[43],"take":[45],"advantage":[46],"implementation":[49,70],"platform":[50],"(due":[51],"its":[53],"uniqueness)":[54],"and":[55,111],"consider":[56],"not":[57],"only":[58],"number":[60,113],"operations,":[64],"but":[65],"efficiency":[67],"their":[69],"in":[71,83,101,108],"hardware":[72],"circuits.":[73,88],"This":[74],"paper":[75],"evaluates":[76],"implementations":[77],"address-based":[79],"data":[80],"algorithms":[82],"field-programmable":[84],"gate":[85],"array":[86],"(FPGA)":[87],"demonstrated":[91],"proposed":[94],"technique":[95],"can":[96,124],"used":[98],"efficiently":[99],"both":[100],"low":[102],"cost":[103],"FPGAs":[104],"as":[105,107],"well":[106],"advanced":[109],"FPGAs,":[110],"sorted":[115],"items":[116],"(with":[117],"sizes":[118],"up":[120],"32":[122],"bits)":[123],"reach":[125],"2":[126],"<sup":[127],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[128],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">32</sup>":[129],".":[130]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}