{"id":"https://openalex.org/W2038756815","doi":"https://doi.org/10.1109/ewdts.2013.6673154","title":"Synthesis of clock trees for Sampled-Data Analog IC blocks","display_name":"Synthesis of clock trees for Sampled-Data Analog IC blocks","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2038756815","doi":"https://doi.org/10.1109/ewdts.2013.6673154","mag":"2038756815"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2013.6673154","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2013.6673154","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"East-West Design & Test Symposium (EWDTS 2013)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001019171","display_name":"Bilgiday Yuce","orcid":"https://orcid.org/0000-0002-7734-8465"},"institutions":[{"id":"https://openalex.org/I4405392","display_name":"Bo\u011fazi\u00e7i University","ror":"https://ror.org/03z9tma90","country_code":"TR","type":"education","lineage":["https://openalex.org/I4405392"]}],"countries":["TR"],"is_corresponding":true,"raw_author_name":"Bilgiday Yuce","raw_affiliation_strings":["Dept. of Electrical & Electronics Engineering, Bogazici University, Istanbul, Turkey","Dept. of Electr. & Electron. Eng., Bogazici Univ., I\u0301stanbul, Turkey"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Electronics Engineering, Bogazici University, Istanbul, Turkey","institution_ids":["https://openalex.org/I4405392"]},{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng., Bogazici Univ., I\u0301stanbul, Turkey","institution_ids":["https://openalex.org/I4405392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110573354","display_name":"Seyrani Korkmaz","orcid":null},"institutions":[{"id":"https://openalex.org/I4405392","display_name":"Bo\u011fazi\u00e7i University","ror":"https://ror.org/03z9tma90","country_code":"TR","type":"education","lineage":["https://openalex.org/I4405392"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Seyrani Korkmaz","raw_affiliation_strings":["Dept. of Electrical & Electronics Engineering, Bogazici University, Istanbul, Turkey","Dept. of Electr. & Electron. Eng., Bogazici Univ., I\u0301stanbul, Turkey"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Electronics Engineering, Bogazici University, Istanbul, Turkey","institution_ids":["https://openalex.org/I4405392"]},{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng., Bogazici Univ., I\u0301stanbul, Turkey","institution_ids":["https://openalex.org/I4405392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002140344","display_name":"Vahap Baris Esen","orcid":null},"institutions":[{"id":"https://openalex.org/I4405392","display_name":"Bo\u011fazi\u00e7i University","ror":"https://ror.org/03z9tma90","country_code":"TR","type":"education","lineage":["https://openalex.org/I4405392"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Vahap Baris Esen","raw_affiliation_strings":["Dept. of Electrical & Electronics Engineering, Bogazici University, Istanbul, Turkey","Dept. of Electr. & Electron. Eng., Bogazici Univ., I\u0301stanbul, Turkey"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Electronics Engineering, Bogazici University, Istanbul, Turkey","institution_ids":["https://openalex.org/I4405392"]},{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng., Bogazici Univ., I\u0301stanbul, Turkey","institution_ids":["https://openalex.org/I4405392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077043672","display_name":"Fatih Temizkan","orcid":null},"institutions":[{"id":"https://openalex.org/I44925452","display_name":"\u00d6zye\u011fin University","ror":"https://ror.org/01jjhfr75","country_code":"TR","type":"education","lineage":["https://openalex.org/I44925452"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Fatih Temizkan","raw_affiliation_strings":["Dept. of Electrical & Electronics Engineering, Ozyegin University, Istanbul, Turkey","Dept. of Electr. & Electron. Eng., Ozyegin Univ., Istanbul, Turkey"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Electronics Engineering, Ozyegin University, Istanbul, Turkey","institution_ids":["https://openalex.org/I44925452"]},{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng., Ozyegin Univ., Istanbul, Turkey","institution_ids":["https://openalex.org/I44925452"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007796269","display_name":"Cihan Tunc","orcid":"https://orcid.org/0000-0001-5200-1097"},"institutions":[{"id":"https://openalex.org/I44925452","display_name":"\u00d6zye\u011fin University","ror":"https://ror.org/01jjhfr75","country_code":"TR","type":"education","lineage":["https://openalex.org/I44925452"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Cihan Tunc","raw_affiliation_strings":["Dept. of Electrical & Electronics Engineering, Ozyegin University, Istanbul, Turkey","Dept. of Electr. & Electron. Eng., Ozyegin Univ., Istanbul, Turkey"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Electronics Engineering, Ozyegin University, Istanbul, Turkey","institution_ids":["https://openalex.org/I44925452"]},{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng., Ozyegin Univ., Istanbul, Turkey","institution_ids":["https://openalex.org/I44925452"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082913186","display_name":"G\u00f6khan G\u00fcner","orcid":null},"institutions":[{"id":"https://openalex.org/I44925452","display_name":"\u00d6zye\u011fin University","ror":"https://ror.org/01jjhfr75","country_code":"TR","type":"education","lineage":["https://openalex.org/I44925452"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Gokhan Guner","raw_affiliation_strings":["Dept. of Electrical & Electronics Engineering, Ozyegin University, Istanbul, Turkey","Dept. of Electr. & Electron. Eng., Ozyegin Univ., Istanbul, Turkey"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Electronics Engineering, Ozyegin University, Istanbul, Turkey","institution_ids":["https://openalex.org/I44925452"]},{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng., Ozyegin Univ., Istanbul, Turkey","institution_ids":["https://openalex.org/I44925452"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112682722","display_name":"I. Faik Baskaya","orcid":null},"institutions":[{"id":"https://openalex.org/I4405392","display_name":"Bo\u011fazi\u00e7i University","ror":"https://ror.org/03z9tma90","country_code":"TR","type":"education","lineage":["https://openalex.org/I4405392"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"I. Faik Baskaya","raw_affiliation_strings":["Dept. of Electrical & Electronics Engineering, Bogazici University, Istanbul, Turkey","Dept. of Electr. & Electron. Eng., Bogazici Univ., I\u0301stanbul, Turkey"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Electronics Engineering, Bogazici University, Istanbul, Turkey","institution_ids":["https://openalex.org/I4405392"]},{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng., Bogazici Univ., I\u0301stanbul, Turkey","institution_ids":["https://openalex.org/I4405392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071875491","display_name":"I. Agi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Iskender Agi","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052669741","display_name":"G\u00fcnhan D\u00fcndar","orcid":"https://orcid.org/0000-0003-2044-2706"},"institutions":[{"id":"https://openalex.org/I4405392","display_name":"Bo\u011fazi\u00e7i University","ror":"https://ror.org/03z9tma90","country_code":"TR","type":"education","lineage":["https://openalex.org/I4405392"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Gunhan Dundar","raw_affiliation_strings":["Dept. of Electrical & Electronics Engineering, Bogazici University, Istanbul, Turkey","Dept. of Electr. & Electron. Eng., Bogazici Univ., I\u0301stanbul, Turkey"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Electronics Engineering, Bogazici University, Istanbul, Turkey","institution_ids":["https://openalex.org/I4405392"]},{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng., Bogazici Univ., I\u0301stanbul, Turkey","institution_ids":["https://openalex.org/I4405392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029193455","display_name":"H. Fatih U\u011furda\u011f","orcid":"https://orcid.org/0000-0002-6256-0850"},"institutions":[{"id":"https://openalex.org/I44925452","display_name":"\u00d6zye\u011fin University","ror":"https://ror.org/01jjhfr75","country_code":"TR","type":"education","lineage":["https://openalex.org/I44925452"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"H. Fatih Ugurdag","raw_affiliation_strings":["Dept. of Electrical & Electronics Engineering, Ozyegin University, Istanbul, Turkey","Dept. of Electr. & Electron. Eng., Ozyegin Univ., Istanbul, Turkey"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Electronics Engineering, Ozyegin University, Istanbul, Turkey","institution_ids":["https://openalex.org/I44925452"]},{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng., Ozyegin Univ., Istanbul, Turkey","institution_ids":["https://openalex.org/I44925452"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":10,"corresponding_author_ids":["https://openalex.org/A5001019171"],"corresponding_institution_ids":["https://openalex.org/I4405392"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.10461151,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7540231943130493},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.510637104511261},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5062541365623474},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5007860660552979},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.47950679063796997},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4535232484340668},{"id":"https://openalex.org/keywords/perl","display_name":"Perl","score":0.4522630572319031},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4269059896469116},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.42000359296798706},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.41387316584587097},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3980807662010193},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.35444772243499756},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3526756167411804},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3353232145309448},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.24196064472198486},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.23873627185821533},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.1623450219631195},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.13830646872520447},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1228162944316864},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1111362874507904},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09604275226593018}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7540231943130493},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.510637104511261},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5062541365623474},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5007860660552979},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.47950679063796997},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4535232484340668},{"id":"https://openalex.org/C2777002779","wikidata":"https://www.wikidata.org/wiki/Q42478","display_name":"Perl","level":2,"score":0.4522630572319031},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4269059896469116},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.42000359296798706},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.41387316584587097},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3980807662010193},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.35444772243499756},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3526756167411804},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3353232145309448},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.24196064472198486},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.23873627185821533},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.1623450219631195},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.13830646872520447},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1228162944316864},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1111362874507904},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09604275226593018},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ewdts.2013.6673154","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2013.6673154","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"East-West Design & Test Symposium (EWDTS 2013)","raw_type":"proceedings-article"},{"id":"pmh:oai:eresearch.ozyegin.edu.tr:10679/2352","is_oa":false,"landing_page_url":"http://hdl.handle.net/10679/2352","pdf_url":null,"source":{"id":"https://openalex.org/S4306400232","display_name":"ECS Journal of Solid State Science and Technology (The Electrochemical Society)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2802273670","host_organization_name":"Electrochemical Society","host_organization_lineage":["https://openalex.org/I2802273670"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6399999856948853,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1566916904","https://openalex.org/W1966156502","https://openalex.org/W2064248111","https://openalex.org/W2102290976","https://openalex.org/W2128018010"],"related_works":["https://openalex.org/W3006003651","https://openalex.org/W2286776167","https://openalex.org/W2052455055","https://openalex.org/W2474747038","https://openalex.org/W4386968318","https://openalex.org/W2294981364","https://openalex.org/W2001020839","https://openalex.org/W2161776375","https://openalex.org/W2040807843","https://openalex.org/W2495024767"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,31,81,88,93,99,112,119],"methodology":[4,89,110],"for":[5,24,90],"automated":[6,48],"design":[7,27,41,71],"of":[8,28,64,101],"clock":[9,25,69],"trees":[10],"in":[11,19,42],"Sampled-Data":[12],"Analog":[13],"Circuits":[14],"(SDACs).":[15],"The":[16],"current":[17],"practice":[18],"the":[20],"industry":[21],"and":[22,37,49,98],"academia":[23],"tree":[26,40,70],"SDACs":[29,91],"is":[30,35,46,50],"manual":[32],"process,":[33],"which":[34],"time-consuming":[36],"error-prone.":[38],"Clock":[39,57],"digital":[43,78,95],"domain,":[44],"however,":[45],"fully":[47],"carried":[51],"out":[52],"by":[53],"what":[54],"we":[55,83],"call":[56],"Tree":[58],"Synthesis":[59],"(CTS)":[60],"software.":[61],"In":[62],"spite":[63],"some":[65],"critical":[66],"differences,":[67],"SDAC":[68],"problem":[72],"has":[73],"fundamental":[74],"similarities":[75],"with":[76],"its":[77],"counterpart.":[79],"As":[80],"result,":[82],"were":[84],"able":[85],"to":[86],"construct":[87],"around":[92],"commercial":[94],"CTS":[96],"software":[97],"set":[100],"Perl":[102],"&":[103],"Tcl":[104],"scripts.":[105],"We":[106],"will":[107],"explain":[108],"our":[109],"using":[111],"10-bit":[113],"180":[114],"MHz":[115],"2-stage":[116],"ADC":[117],"as":[118],"test":[120],"circuit.":[121]},"counts_by_year":[{"year":2021,"cited_by_count":2}],"updated_date":"2026-03-10T16:38:18.471706","created_date":"2025-10-10T00:00:00"}