{"id":"https://openalex.org/W1996186538","doi":"https://doi.org/10.1109/ewdts.2013.6673153","title":"Design of nonvolatile memory based on magnetic tunnel junction for special electronic systems","display_name":"Design of nonvolatile memory based on magnetic tunnel junction for special electronic systems","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W1996186538","doi":"https://doi.org/10.1109/ewdts.2013.6673153","mag":"1996186538"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2013.6673153","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2013.6673153","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"East-West Design &amp; Test Symposium (EWDTS 2013)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111645509","display_name":"A. Kostrov","orcid":null},"institutions":[{"id":"https://openalex.org/I7452641","display_name":"Belarusian State University of Informatics and Radioelectronics","ror":"https://ror.org/02sehzp52","country_code":"BY","type":"education","lineage":["https://openalex.org/I7452641"]}],"countries":["BY"],"is_corresponding":true,"raw_author_name":"Aleksandr Kostrov","raw_affiliation_strings":["Belarusian State University of Informatics and Radioelectronics, Minsk, Belarus","Belarusian State Univ. of Inf. & Radioelectron., Minsk, Belarus"],"affiliations":[{"raw_affiliation_string":"Belarusian State University of Informatics and Radioelectronics, Minsk, Belarus","institution_ids":["https://openalex.org/I7452641"]},{"raw_affiliation_string":"Belarusian State Univ. of Inf. & Radioelectron., Minsk, Belarus","institution_ids":["https://openalex.org/I7452641"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108435522","display_name":"Vladislav Nelayev","orcid":null},"institutions":[{"id":"https://openalex.org/I7452641","display_name":"Belarusian State University of Informatics and Radioelectronics","ror":"https://ror.org/02sehzp52","country_code":"BY","type":"education","lineage":["https://openalex.org/I7452641"]}],"countries":["BY"],"is_corresponding":false,"raw_author_name":"Vladislav Nelayev","raw_affiliation_strings":["Belarusian State University of Informatics and Radioelectronics, Minsk, Belarus","Belarusian State Univ. of Inf. & Radioelectron., Minsk, Belarus"],"affiliations":[{"raw_affiliation_string":"Belarusian State University of Informatics and Radioelectronics, Minsk, Belarus","institution_ids":["https://openalex.org/I7452641"]},{"raw_affiliation_string":"Belarusian State Univ. of Inf. & Radioelectron., Minsk, Belarus","institution_ids":["https://openalex.org/I7452641"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055806974","display_name":"V. R. Stempitsky","orcid":"https://orcid.org/0000-0001-9362-7539"},"institutions":[{"id":"https://openalex.org/I7452641","display_name":"Belarusian State University of Informatics and Radioelectronics","ror":"https://ror.org/02sehzp52","country_code":"BY","type":"education","lineage":["https://openalex.org/I7452641"]}],"countries":["BY"],"is_corresponding":false,"raw_author_name":"Viktor Stempitsky","raw_affiliation_strings":["Belarusian State University of Informatics and Radioelectronics, Minsk, Belarus","Belarusian State Univ. of Inf. & Radioelectron., Minsk, Belarus"],"affiliations":[{"raw_affiliation_string":"Belarusian State University of Informatics and Radioelectronics, Minsk, Belarus","institution_ids":["https://openalex.org/I7452641"]},{"raw_affiliation_string":"Belarusian State Univ. of Inf. & Radioelectron., Minsk, Belarus","institution_ids":["https://openalex.org/I7452641"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111644179","display_name":"Anatoly Belous","orcid":null},"institutions":[{"id":"https://openalex.org/I4210166872","display_name":"Institute Belniis","ror":"https://ror.org/05whnha37","country_code":"BY","type":"facility","lineage":["https://openalex.org/I4210166872"]}],"countries":["BY"],"is_corresponding":false,"raw_author_name":"Anatoly Belous","raw_affiliation_strings":["R&D Center \u201cBebMicro Systems\u201d, Branch of Joint Stock Company \u201cIntegral\u201d, Minsk, Belarus","R&D Center BelMicroSystems Branch, Joint Stock Co. Integral, Minsk, Belarus"],"affiliations":[{"raw_affiliation_string":"R&D Center \u201cBebMicro Systems\u201d, Branch of Joint Stock Company \u201cIntegral\u201d, Minsk, Belarus","institution_ids":[]},{"raw_affiliation_string":"R&D Center BelMicroSystems Branch, Joint Stock Co. Integral, Minsk, Belarus","institution_ids":["https://openalex.org/I4210166872"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091719581","display_name":"\u0410. \u0421. \u0422\u0443\u0440\u0446\u0435\u0432\u0438\u0447","orcid":null},"institutions":[{"id":"https://openalex.org/I4210166872","display_name":"Institute Belniis","ror":"https://ror.org/05whnha37","country_code":"BY","type":"facility","lineage":["https://openalex.org/I4210166872"]}],"countries":["BY"],"is_corresponding":false,"raw_author_name":"Arkady Turtsevich","raw_affiliation_strings":["R&D Center \u201cBebMicro Systems\u201d, Branch of Joint Stock Company \u201cIntegral\u201d, Minsk, Belarus","R&D Center BelMicroSystems Branch, Joint Stock Co. Integral, Minsk, Belarus"],"affiliations":[{"raw_affiliation_string":"R&D Center \u201cBebMicro Systems\u201d, Branch of Joint Stock Company \u201cIntegral\u201d, Minsk, Belarus","institution_ids":[]},{"raw_affiliation_string":"R&D Center BelMicroSystems Branch, Joint Stock Co. Integral, Minsk, Belarus","institution_ids":["https://openalex.org/I4210166872"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5111645509"],"corresponding_institution_ids":["https://openalex.org/I7452641"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06922924,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10382","display_name":"Quantum and electron transport phenomena","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.7250938415527344},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.6465702652931213},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5923638343811035},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.5887919068336487},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.5653123259544373},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5422625541687012},{"id":"https://openalex.org/keywords/tunnel-magnetoresistance","display_name":"Tunnel magnetoresistance","score":0.5382933020591736},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.45438799262046814},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.45266565680503845},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4371534585952759},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.421906977891922},{"id":"https://openalex.org/keywords/magnetic-storage","display_name":"Magnetic storage","score":0.41054579615592957},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.3789410889148712},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3755807876586914},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.3559224605560303},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3279513716697693},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32167261838912964},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2144186794757843},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.16729983687400818},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.13304737210273743},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.10851481556892395},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.09711390733718872},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.07839566469192505}],"concepts":[{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.7250938415527344},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.6465702652931213},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5923638343811035},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.5887919068336487},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.5653123259544373},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5422625541687012},{"id":"https://openalex.org/C56202322","wikidata":"https://www.wikidata.org/wiki/Q1884383","display_name":"Tunnel magnetoresistance","level":3,"score":0.5382933020591736},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.45438799262046814},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.45266565680503845},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4371534585952759},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.421906977891922},{"id":"https://openalex.org/C2778511666","wikidata":"https://www.wikidata.org/wiki/Q1364527","display_name":"Magnetic storage","level":2,"score":0.41054579615592957},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.3789410889148712},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3755807876586914},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.3559224605560303},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3279513716697693},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32167261838912964},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2144186794757843},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.16729983687400818},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13304737210273743},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.10851481556892395},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.09711390733718872},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.07839566469192505},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2013.6673153","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2013.6673153","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"East-West Design &amp; Test Symposium (EWDTS 2013)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2067856946","https://openalex.org/W2124843111","https://openalex.org/W6667580496"],"related_works":["https://openalex.org/W2011998170","https://openalex.org/W1966671390","https://openalex.org/W2799605989","https://openalex.org/W2056436264","https://openalex.org/W2736277924","https://openalex.org/W1993116499","https://openalex.org/W2534660380","https://openalex.org/W1928025959","https://openalex.org/W2151587677","https://openalex.org/W2146569998"],"abstract_inverted_index":{"Description":[0],"of":[1,20,29],"non-volatile":[2],"memory":[3,23],"based":[4,57],"on":[5,35,50,58],"magnetic":[6],"tunnel":[7],"junction":[8],"is":[9,25,33],"presented.":[10],"A":[11],"dynamic":[12],"Verilog-A":[13],"behavioral":[14],"model":[15],"and":[16],"a":[17,36],"Spice":[18],"macro-model":[19],"the":[21,30],"single":[22],"cell":[24],"described.":[26],"The":[27],"advantages":[28],"proposed":[31],"models":[32],"demonstrated":[34],"next":[37],"generation":[38],"revolutionary":[39],"Magnetic":[40],"Random":[41],"Access":[42],"Memory":[43],"(MRAM)":[44],"which":[45],"we":[46],"offer":[47],"to":[48],"implement":[49],"an":[51],"radiation":[52],"inherently":[53],"integrated":[54],"circuit":[55],"(IC)":[56],"CMOS":[59],"technology.":[60]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
