{"id":"https://openalex.org/W1964006122","doi":"https://doi.org/10.1109/ewdts.2013.6673146","title":"VLSI: An investigation into electromagnetic signatures (EMS) for non-invasive testing and signal-integrity verification","display_name":"VLSI: An investigation into electromagnetic signatures (EMS) for non-invasive testing and signal-integrity verification","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W1964006122","doi":"https://doi.org/10.1109/ewdts.2013.6673146","mag":"1964006122"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2013.6673146","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2013.6673146","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"East-West Design & Test Symposium (EWDTS 2013)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109128132","display_name":"HJ Kadim","orcid":null},"institutions":[{"id":"https://openalex.org/I63098007","display_name":"Liverpool John Moores University","ror":"https://ror.org/04zfme737","country_code":"GB","type":"education","lineage":["https://openalex.org/I63098007"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"HJ Kadim","raw_affiliation_strings":["LJMU, UK","LJMU, Liverpool, UK"],"affiliations":[{"raw_affiliation_string":"LJMU, UK","institution_ids":["https://openalex.org/I63098007"]},{"raw_affiliation_string":"LJMU, Liverpool, UK","institution_ids":["https://openalex.org/I63098007"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065268888","display_name":"L.M. Coulibaly","orcid":null},"institutions":[{"id":"https://openalex.org/I63098007","display_name":"Liverpool John Moores University","ror":"https://ror.org/04zfme737","country_code":"GB","type":"education","lineage":["https://openalex.org/I63098007"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"L. M. Coulibaly","raw_affiliation_strings":["LJMU, UK","LJMU, Liverpool, UK"],"affiliations":[{"raw_affiliation_string":"LJMU, UK","institution_ids":["https://openalex.org/I63098007"]},{"raw_affiliation_string":"LJMU, Liverpool, UK","institution_ids":["https://openalex.org/I63098007"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5109128132"],"corresponding_institution_ids":["https://openalex.org/I63098007"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.04785287,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"5","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7864565849304199},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.6764220595359802},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6543211936950684},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.6229365468025208},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5940338969230652},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4623469412326813},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4568300247192383},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4554450511932373},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43377557396888733},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2214335799217224},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.18257349729537964},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08488649129867554}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7864565849304199},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.6764220595359802},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6543211936950684},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.6229365468025208},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5940338969230652},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4623469412326813},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4568300247192383},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4554450511932373},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43377557396888733},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2214335799217224},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.18257349729537964},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08488649129867554},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2013.6673146","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2013.6673146","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"East-West Design & Test Symposium (EWDTS 2013)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8500000238418579,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1530384264","https://openalex.org/W2047146502","https://openalex.org/W2140267904","https://openalex.org/W2152499662","https://openalex.org/W2166215280","https://openalex.org/W2168227975","https://openalex.org/W2849762482","https://openalex.org/W4214749394","https://openalex.org/W4252003595","https://openalex.org/W6752949503"],"related_works":["https://openalex.org/W2393524141","https://openalex.org/W2365130684","https://openalex.org/W2370255574","https://openalex.org/W2081032080","https://openalex.org/W2134733504","https://openalex.org/W2149827500","https://openalex.org/W2144460576","https://openalex.org/W1520075683","https://openalex.org/W2018755015","https://openalex.org/W2098218272"],"abstract_inverted_index":{"The":[0,95],"complexity":[1,11],"and":[2,24,34,73,86,121,127],"increasing":[3],"operation":[4,85],"frequencies":[5],"of":[6,9,12,19,31,56,82,97,99,103,124],"the":[7,17,25,29,42,50,54,100],"components":[8],"highly":[10],"VLSI":[13,125],"circuits,":[14],"coupled":[15],"with":[16,41,63],"inaccessibility":[18],"components,":[20],"different":[21],"clock":[22],"regimes,":[23],"huge":[26],"increase":[27,44],"in":[28,45],"number":[30],"test":[32,51],"patterns":[33],"protocols":[35],"required":[36,58],"for":[37,75,119],"efficient":[38],"functional":[39],"verification":[40,123],"subsequent":[43],"power":[46],"consumption,":[47],"have":[48],"aggravated":[49],"problem.":[52],"As":[53],"variety":[55],"testability":[57],"within":[59],"a":[60,76],"chip":[61,64],"increases":[62],"complexity,":[65],"non-invasive":[66],"tests":[67],"that":[68],"need":[69],"no":[70],"special":[71],"structures":[72],"allow":[74],"process":[77],"to":[78],"be":[79,113],"implemented":[80],"independently":[81],"IC":[83,105],"normal":[84],"operating":[87],"frequency":[88],"would":[89],"make":[90],"an":[91,104],"attractive":[92],"testing":[93,120],"scheme.":[94],"pattern":[96],"changes":[98],"EM":[101],"field":[102],"cause":[106],"by":[107],"on-chip":[108],"interconnect":[109],"parasitic":[110],"coupling":[111],"could":[112],"mapped":[114],"as":[115],"electromagnetic":[116],"signatures":[117],"(EMS)":[118],"signal-integrity":[122],"circuits":[126],"systems.":[128]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}