{"id":"https://openalex.org/W1966736993","doi":"https://doi.org/10.1109/ewdts.2013.6673123","title":"Algorithm for automated custom network-on-chip topologies design","display_name":"Algorithm for automated custom network-on-chip topologies design","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W1966736993","doi":"https://doi.org/10.1109/ewdts.2013.6673123","mag":"1966736993"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2013.6673123","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2013.6673123","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"East-West Design & Test Symposium (EWDTS 2013)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044443433","display_name":"S. O. Bykov","orcid":null},"institutions":[{"id":"https://openalex.org/I4210109043","display_name":"Vladimir State University","ror":"https://ror.org/01nxjpd08","country_code":"RU","type":"education","lineage":["https://openalex.org/I4210109043"]}],"countries":["RU"],"is_corresponding":true,"raw_author_name":"S. O. Bykov","raw_affiliation_strings":["Dept. of Computer Engineering, Vladimir State University, Vladimir, Russia","Dept. of Comput. Eng., Vladimir State Univ., Vladimir, Russia"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Engineering, Vladimir State University, Vladimir, Russia","institution_ids":["https://openalex.org/I4210109043"]},{"raw_affiliation_string":"Dept. of Comput. Eng., Vladimir State Univ., Vladimir, Russia","institution_ids":["https://openalex.org/I4210109043"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5044443433"],"corresponding_institution_ids":["https://openalex.org/I4210109043"],"apc_list":null,"apc_paid":null,"fwci":0.3625,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.62355071,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.9110904932022095},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.7193557024002075},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6651355624198914},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6591058969497681},{"id":"https://openalex.org/keywords/homogeneous","display_name":"Homogeneous","score":0.6049849987030029},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5901104211807251},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41823437809944153},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4164809584617615},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4051057994365692},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26381716132164},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.18961530923843384},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14623722434043884},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11869987845420837},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07707330584526062}],"concepts":[{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.9110904932022095},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.7193557024002075},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6651355624198914},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6591058969497681},{"id":"https://openalex.org/C66882249","wikidata":"https://www.wikidata.org/wiki/Q169336","display_name":"Homogeneous","level":2,"score":0.6049849987030029},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5901104211807251},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41823437809944153},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4164809584617615},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4051057994365692},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26381716132164},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.18961530923843384},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14623722434043884},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11869987845420837},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07707330584526062},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2013.6673123","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2013.6673123","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"East-West Design & Test Symposium (EWDTS 2013)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5299999713897705}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2125501216","https://openalex.org/W2160642395","https://openalex.org/W4247314338"],"related_works":["https://openalex.org/W2594964164","https://openalex.org/W1980085932","https://openalex.org/W2030249421","https://openalex.org/W1966736993","https://openalex.org/W2022199660","https://openalex.org/W2547794540","https://openalex.org/W2161995522","https://openalex.org/W2135981148","https://openalex.org/W2065289416","https://openalex.org/W1978899622"],"abstract_inverted_index":{"Network-on-chip":[0],"(NoC)":[1],"has":[2],"been":[3],"proposed":[4],"as":[5],"a":[6],"solution":[7],"to":[8,34],"the":[9,28],"communication":[10],"challenges":[11],"of":[12,41],"System-on-chip":[13],"(SoC)":[14],"design":[15,35],"in":[16,27],"nanoscale":[17],"technologies.":[18],"Regular":[19],"topologies":[20,50],"are":[21],"good":[22],"for":[23,38],"homogeneous":[24],"systems,":[25],"but":[26],"general":[29],"case":[30],"it":[31],"is":[32],"better":[33],"specific":[36],"topology":[37],"effective":[39],"use":[40],"chip":[42],"resources.":[43],"This":[44],"paper":[45],"describes":[46],"automated":[47],"custom":[48],"Network-on-Chip":[49],"design.":[51]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}