{"id":"https://openalex.org/W2074125146","doi":"https://doi.org/10.1109/ewdts.2013.6673109","title":"Testable combinational circuit design based on free ZDD-implementation of irredundant SOPof Boolean function","display_name":"Testable combinational circuit design based on free ZDD-implementation of irredundant SOPof Boolean function","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2074125146","doi":"https://doi.org/10.1109/ewdts.2013.6673109","mag":"2074125146"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2013.6673109","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2013.6673109","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"East-West Design & Test Symposium (EWDTS 2013)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066991394","display_name":"S. Ostanin","orcid":"https://orcid.org/0000-0002-4204-4808"},"institutions":[{"id":"https://openalex.org/I196355604","display_name":"National Research Tomsk State University","ror":"https://ror.org/02he2nc27","country_code":"RU","type":"education","lineage":["https://openalex.org/I196355604"]}],"countries":["RU"],"is_corresponding":true,"raw_author_name":"S. Ostanin","raw_affiliation_strings":["Tomsk State University","Tomsk State University,, Tomsk,, Russia"],"affiliations":[{"raw_affiliation_string":"Tomsk State University","institution_ids":["https://openalex.org/I196355604"]},{"raw_affiliation_string":"Tomsk State University,, Tomsk,, Russia","institution_ids":["https://openalex.org/I196355604"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5066991394"],"corresponding_institution_ids":["https://openalex.org/I196355604"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12626861,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"15","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.8994226455688477},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.6359769701957703},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.5903170704841614},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5405996441841125},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5285155773162842},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5222485661506653},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4755496680736542},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.4458494782447815},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.43950560688972473},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.43134745955467224},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3768154978752136},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2874530255794525},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2362559735774994},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21749556064605713},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09031963348388672},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.0682392418384552}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.8994226455688477},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.6359769701957703},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.5903170704841614},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5405996441841125},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5285155773162842},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5222485661506653},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4755496680736542},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.4458494782447815},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.43950560688972473},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.43134745955467224},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3768154978752136},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2874530255794525},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2362559735774994},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21749556064605713},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09031963348388672},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0682392418384552},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2013.6673109","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2013.6673109","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"East-West Design & Test Symposium (EWDTS 2013)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1598817068","https://openalex.org/W1967845326","https://openalex.org/W1975335740","https://openalex.org/W2080267935","https://openalex.org/W2118615994","https://openalex.org/W2156366819"],"related_works":["https://openalex.org/W2117563988","https://openalex.org/W2120257283","https://openalex.org/W2132684947","https://openalex.org/W1412895167","https://openalex.org/W2165817266","https://openalex.org/W4238986168","https://openalex.org/W4240466429","https://openalex.org/W2132547051","https://openalex.org/W2161696808","https://openalex.org/W1493811107"],"abstract_inverted_index":{"It":[0],"is":[1],"found":[2],"out":[3],"that":[4],"a":[5],"set":[6,31],"of":[7,19,25,32,39,55],"test":[8,33],"patterns":[9],"for":[10,34],"all":[11,35],"multiple":[12],"stuck-at":[13,37],"faults":[14,38],"at":[15],"the":[16,23,30,43],"CLBs":[17],"poles":[18],"combinational":[20,44,48],"circuit":[21,45,49],"in":[22],"frame":[24],"FPGA":[26],"technology":[27],"coincides":[28],"with":[29],"single":[36],"irredundant":[40,56],"sum-of-products":[41],"describing":[42],"behavior.":[46],"The":[47],"designed":[50],"based":[51],"on":[52],"Free":[53],"ZDD-implementation":[54],"sum-of-products.":[57]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}