{"id":"https://openalex.org/W2081201877","doi":"https://doi.org/10.1109/ewdts.2013.6673108","title":"Generating pipeline integrated circuits using C2HDL converter","display_name":"Generating pipeline integrated circuits using C2HDL converter","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2081201877","doi":"https://doi.org/10.1109/ewdts.2013.6673108","mag":"2081201877"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2013.6673108","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2013.6673108","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"East-West Design & Test Symposium (EWDTS 2013)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083922255","display_name":"Denis V. Dubrov","orcid":"https://orcid.org/0000-0002-3422-3347"},"institutions":[{"id":"https://openalex.org/I137534880","display_name":"Southern Federal University","ror":"https://ror.org/01tv9ph92","country_code":"RU","type":"education","lineage":["https://openalex.org/I137534880"]}],"countries":["RU"],"is_corresponding":true,"raw_author_name":"Denis Dubrov","raw_affiliation_strings":["Southern Federal University","Southern Fed. Univ., Rostov-on-Don, Russia"],"affiliations":[{"raw_affiliation_string":"Southern Federal University","institution_ids":["https://openalex.org/I137534880"]},{"raw_affiliation_string":"Southern Fed. Univ., Rostov-on-Don, Russia","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109977501","display_name":"A.S. Roshal","orcid":null},"institutions":[{"id":"https://openalex.org/I137534880","display_name":"Southern Federal University","ror":"https://ror.org/01tv9ph92","country_code":"RU","type":"education","lineage":["https://openalex.org/I137534880"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Alexander Roshal","raw_affiliation_strings":["Southern Federal University","Southern Fed. Univ., Rostov-on-Don, Russia"],"affiliations":[{"raw_affiliation_string":"Southern Federal University","institution_ids":["https://openalex.org/I137534880"]},{"raw_affiliation_string":"Southern Fed. Univ., Rostov-on-Don, Russia","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5083922255"],"corresponding_institution_ids":["https://openalex.org/I137534880"],"apc_list":null,"apc_paid":null,"fwci":1.2608,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.80957057,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"29","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.8103577494621277},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7801445722579956},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7493110299110413},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5977477431297302},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.568067193031311},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.558376133441925},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5263960361480713},{"id":"https://openalex.org/keywords/nested-loop-join","display_name":"Nested loop join","score":0.4480941891670227},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4300171732902527},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.36439162492752075},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35789772868156433},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3494369387626648},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3479710519313812},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.32586467266082764},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15823808312416077},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14017388224601746}],"concepts":[{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.8103577494621277},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7801445722579956},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7493110299110413},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5977477431297302},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.568067193031311},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.558376133441925},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5263960361480713},{"id":"https://openalex.org/C1306188","wikidata":"https://www.wikidata.org/wiki/Q4060687","display_name":"Nested loop join","level":2,"score":0.4480941891670227},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4300171732902527},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.36439162492752075},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35789772868156433},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3494369387626648},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3479710519313812},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.32586467266082764},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15823808312416077},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14017388224601746}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2013.6673108","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2013.6673108","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"East-West Design & Test Symposium (EWDTS 2013)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2006886136","https://openalex.org/W2038198320","https://openalex.org/W2114067856","https://openalex.org/W2123412205","https://openalex.org/W4255933379","https://openalex.org/W4298255709"],"related_works":["https://openalex.org/W2110818533","https://openalex.org/W1917852300","https://openalex.org/W2384838054","https://openalex.org/W2139058049","https://openalex.org/W2548456620","https://openalex.org/W2075214143","https://openalex.org/W2376018793","https://openalex.org/W2911649771","https://openalex.org/W2169179842","https://openalex.org/W1820377058"],"abstract_inverted_index":{"We":[0],"present":[1],"an":[2,5],"overview":[3],"of":[4],"experimental":[6],"converter":[7,26,45],"which":[8],"automatically":[9],"generates":[10],"electronic":[11],"circuit":[12],"VHDL":[13],"descriptions":[14],"implementing":[15],"the":[16,61],"pipeline":[17],"loop":[18],"body":[19],"computations":[20],"written":[21],"in":[22],"C":[23],"language.":[24],"The":[25,44],"processes":[27],"tightly":[28],"nested":[29],"pipelined":[30],"loops":[31],"with":[32],"assignment":[33],"operators":[34],"and":[35],"regular":[36],"data":[37],"dependencies.":[38],"An":[39],"integer":[40],"arithmetics":[41],"is":[42,46],"supported.":[43],"able":[47],"to":[48],"use":[49],"predefined":[50],"implementations":[51],"for":[52,60],"particular":[53],"operators.":[54],"It":[55],"also":[56],"provides":[57],"test":[58],"benches":[59],"generated":[62],"units.":[63]},"counts_by_year":[{"year":2020,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}