{"id":"https://openalex.org/W1975524011","doi":"https://doi.org/10.1109/ewdts.2013.6673102","title":"Methodology to design-for-testability automation for mixed-signal integrated circuits","display_name":"Methodology to design-for-testability automation for mixed-signal integrated circuits","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W1975524011","doi":"https://doi.org/10.1109/ewdts.2013.6673102","mag":"1975524011"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2013.6673102","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2013.6673102","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"East-West Design & Test Symposium (EWDTS 2013)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019089975","display_name":"Sergey Mosin","orcid":"https://orcid.org/0000-0003-1389-2602"},"institutions":[{"id":"https://openalex.org/I4210109043","display_name":"Vladimir State University","ror":"https://ror.org/01nxjpd08","country_code":"RU","type":"education","lineage":["https://openalex.org/I4210109043"]}],"countries":["RU"],"is_corresponding":true,"raw_author_name":"Sergey Mosin","raw_affiliation_strings":["Computer engineering department, Vladimir State University (VSU), Vladimir, Russia","Comput. Eng. Dept., Vladimir State Univ. (VSU), Vladimir, Russia"],"affiliations":[{"raw_affiliation_string":"Computer engineering department, Vladimir State University (VSU), Vladimir, Russia","institution_ids":["https://openalex.org/I4210109043"]},{"raw_affiliation_string":"Comput. Eng. Dept., Vladimir State Univ. (VSU), Vladimir, Russia","institution_ids":["https://openalex.org/I4210109043"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5019089975"],"corresponding_institution_ids":["https://openalex.org/I4210109043"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05669137,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.6859578490257263},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.6762499809265137},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6509096622467041},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.6376700401306152},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.6229068040847778},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5920146703720093},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.5245240926742554},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4454972743988037},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.42374956607818604},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.35072124004364014},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.33980411291122437},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3299778401851654},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.29557472467422485},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.274169921875},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23210784792900085},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.11010196805000305},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08775058388710022}],"concepts":[{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.6859578490257263},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.6762499809265137},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6509096622467041},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.6376700401306152},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.6229068040847778},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5920146703720093},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.5245240926742554},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4454972743988037},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.42374956607818604},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35072124004364014},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33980411291122437},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3299778401851654},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29557472467422485},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.274169921875},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23210784792900085},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.11010196805000305},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08775058388710022},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2013.6673102","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2013.6673102","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"East-West Design & Test Symposium (EWDTS 2013)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16","score":0.7599999904632568}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2051631586","https://openalex.org/W2052950532","https://openalex.org/W2109164748","https://openalex.org/W2114265927","https://openalex.org/W2114773158","https://openalex.org/W2135933582","https://openalex.org/W2141776905","https://openalex.org/W2164799310","https://openalex.org/W4235642811","https://openalex.org/W6676307278"],"related_works":["https://openalex.org/W2107525390","https://openalex.org/W2157191248","https://openalex.org/W2118869825","https://openalex.org/W2150046587","https://openalex.org/W2142405811","https://openalex.org/W2114980936","https://openalex.org/W2164493372","https://openalex.org/W1594445436","https://openalex.org/W1589327193","https://openalex.org/W1925788181"],"abstract_inverted_index":{"The":[0,24,45,70],"methodology":[1,87],"of":[2,5,12,26,28,50,72,85],"design-for-testability":[3],"automation":[4,14,42],"mixed-signal":[6],"IC":[7],"is":[8,15,43],"proposed.":[9,82],"Functional":[10],"model":[11,56],"DFT":[13],"presented":[16],"as":[17,58],"IDEF0-diagram":[18],"based":[19],"on":[20],"the":[21,29,51,55,86],"system":[22],"analysis.":[23],"list":[25],"data":[27],"model's":[30],"four":[31],"basic":[32],"sets":[33],"(Input,":[34],"Control,":[35],"Tools":[36],"and":[37,47,65],"Output)":[38],"required":[39],"for":[40,77,89],"design":[41,80],"specified.":[44],"purpose":[46],"principal":[48],"realization":[49],"key":[52],"processes":[53],"in":[54],"such":[57],"simulation,":[59],"test":[60],"generation,":[61],"testing":[62],"subcircuits":[63],"generation":[64],"decision":[66],"making":[67],"are":[68,81,94],"considered.":[69],"criteria":[71],"selecting":[73],"an":[74],"effective":[75],"DFT-solution":[76],"particular":[78],"circuit":[79],"Experimental":[83],"results":[84],"application":[88],"analog-digital":[90],"voice":[91],"frequency":[92],"codec":[93],"presented.":[95]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}