{"id":"https://openalex.org/W2119170052","doi":"https://doi.org/10.1109/ewdts.2013.6673100","title":"Low-power design of combinational CMOS networks","display_name":"Low-power design of combinational CMOS networks","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2119170052","doi":"https://doi.org/10.1109/ewdts.2013.6673100","mag":"2119170052"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2013.6673100","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2013.6673100","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"East-West Design & Test Symposium (EWDTS 2013)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064992779","display_name":"D. I. Cheremisinov","orcid":null},"institutions":[{"id":"https://openalex.org/I4210105192","display_name":"United Institute of Informatics Problems","ror":"https://ror.org/01ccbsb07","country_code":"BY","type":"facility","lineage":["https://openalex.org/I151823869","https://openalex.org/I4210105192","https://openalex.org/I4210116091"]}],"countries":["BY"],"is_corresponding":true,"raw_author_name":"Dmitry Cheremisinov","raw_affiliation_strings":["The United Institute of Informatics Problems of NAS of Belarus","United Inst. of Inf. Problems, Minsk, Belarus"],"affiliations":[{"raw_affiliation_string":"The United Institute of Informatics Problems of NAS of Belarus","institution_ids":["https://openalex.org/I4210105192"]},{"raw_affiliation_string":"United Inst. of Inf. Problems, Minsk, Belarus","institution_ids":["https://openalex.org/I4210105192"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081899668","display_name":"\u041b. \u0414. \u0427\u0435\u0440\u0435\u043c\u0438\u0441\u0438\u043d\u043e\u0432\u0430","orcid":null},"institutions":[{"id":"https://openalex.org/I4210105192","display_name":"United Institute of Informatics Problems","ror":"https://ror.org/01ccbsb07","country_code":"BY","type":"facility","lineage":["https://openalex.org/I151823869","https://openalex.org/I4210105192","https://openalex.org/I4210116091"]}],"countries":["BY"],"is_corresponding":false,"raw_author_name":"Liudmila Cheremisinova","raw_affiliation_strings":["The United Institute of Informatics Problems of NAS of Belarus","United Inst. of Inf. Problems, Minsk, Belarus"],"affiliations":[{"raw_affiliation_string":"The United Institute of Informatics Problems of NAS of Belarus","institution_ids":["https://openalex.org/I4210105192"]},{"raw_affiliation_string":"United Inst. of Inf. Problems, Minsk, Belarus","institution_ids":["https://openalex.org/I4210105192"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5064992779"],"corresponding_institution_ids":["https://openalex.org/I4210105192"],"apc_list":null,"apc_paid":null,"fwci":0.2365,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.62929218,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"1","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.7531580924987793},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6616801619529724},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.6144319772720337},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6045824289321899},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5643144249916077},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5379029512405396},{"id":"https://openalex.org/keywords/probabilistic-logic","display_name":"Probabilistic logic","score":0.5096254348754883},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5002081394195557},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.49499720335006714},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4932054877281189},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.42989280819892883},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.42911043763160706},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4129226803779602},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.344657301902771},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2386954128742218},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1922016739845276},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.07882267236709595}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7531580924987793},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6616801619529724},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.6144319772720337},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6045824289321899},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5643144249916077},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5379029512405396},{"id":"https://openalex.org/C49937458","wikidata":"https://www.wikidata.org/wiki/Q2599292","display_name":"Probabilistic logic","level":2,"score":0.5096254348754883},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5002081394195557},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.49499720335006714},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4932054877281189},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.42989280819892883},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.42911043763160706},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4129226803779602},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.344657301902771},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2386954128742218},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1922016739845276},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07882267236709595},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2013.6673100","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2013.6673100","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"East-West Design & Test Symposium (EWDTS 2013)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1518100416","https://openalex.org/W2096424065","https://openalex.org/W2141849037"],"related_works":["https://openalex.org/W2386022279","https://openalex.org/W2499931839","https://openalex.org/W2110968362","https://openalex.org/W4390345338","https://openalex.org/W4238178324","https://openalex.org/W2113700423","https://openalex.org/W3129977055","https://openalex.org/W1939541994","https://openalex.org/W818963952","https://openalex.org/W2146663621"],"abstract_inverted_index":{"An":[0],"approach":[1],"to":[2,13,106],"logic":[3,88],"synthesis":[4,35,64,79],"using":[5],"CMOC":[6,29,38],"element":[7],"library":[8,110],"is":[9,40,76,80,92,111],"suggested,":[10],"which":[11],"allows":[12],"minimize":[14],"the":[15,18,22,57,63,66,83,95,100],"area":[16],"and":[17,50,55,90,99],"average":[19],"value":[20],"of":[21,25,34,36,59,73,82],"dissipated":[23],"power":[24],"microcircuit":[26],"implemented":[27],"on":[28,70,94],"VLSI":[30],"chip.":[31],"The":[32,78],"case":[33],"combinational":[37],"networks":[39],"considered":[41],"when":[42],"key":[43],"schematic":[44],"solutions,":[45],"such":[46],"as":[47],"clock":[48],"frequency":[49],"supply":[51],"voltage,":[52],"are":[53],"assigned,":[54],"for":[56],"purposes":[58],"energy":[60],"estimation":[61],"during":[62],"process":[65],"static":[67],"method":[68],"based":[69],"probabilistic":[71],"properties":[72],"input":[74],"signals":[75],"used.":[77],"comprised":[81],"technology":[84,101],"independent":[85],"phase":[86,103],"where":[87,104],"minimization":[89],"decomposition":[91],"performed":[93],"Boolean":[96],"functions":[97],"equations":[98],"dependent":[102],"mapping":[105],"a":[107],"physical":[108],"cell":[109],"performed.":[112]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}