{"id":"https://openalex.org/W1979603314","doi":"https://doi.org/10.1109/ewdts.2013.6673098","title":"Design automation tool to generate EDIF and VHDL descriptions of circuit by extraction of FPGA configuration","display_name":"Design automation tool to generate EDIF and VHDL descriptions of circuit by extraction of FPGA configuration","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W1979603314","doi":"https://doi.org/10.1109/ewdts.2013.6673098","mag":"1979603314"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2013.6673098","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2013.6673098","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"East-West Design & Test Symposium (EWDTS 2013)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064992779","display_name":"D. I. Cheremisinov","orcid":null},"institutions":[{"id":"https://openalex.org/I4210105192","display_name":"United Institute of Informatics Problems","ror":"https://ror.org/01ccbsb07","country_code":"BY","type":"facility","lineage":["https://openalex.org/I151823869","https://openalex.org/I4210105192","https://openalex.org/I4210116091"]}],"countries":["BY"],"is_corresponding":true,"raw_author_name":"D.I. Cheremisinov","raw_affiliation_strings":["United Institute of Informatics Problems (UIIP) of the National Academy of Sciences of Belarus, Minsk","United Inst. of Inf. Problems (UIIP), Minsk, Belarus"],"affiliations":[{"raw_affiliation_string":"United Institute of Informatics Problems (UIIP) of the National Academy of Sciences of Belarus, Minsk","institution_ids":["https://openalex.org/I4210105192"]},{"raw_affiliation_string":"United Inst. of Inf. Problems (UIIP), Minsk, Belarus","institution_ids":["https://openalex.org/I4210105192"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5064992779"],"corresponding_institution_ids":["https://openalex.org/I4210105192"],"apc_list":null,"apc_paid":null,"fwci":0.4729,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.67261028,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8924123644828796},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.8653385043144226},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7567188739776611},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7268756628036499},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.6833779811859131},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.6288649439811707},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5665923953056335},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.5049920678138733},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.4548940062522888},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4461706876754761},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43934208154678345},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4168119430541992},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1435975432395935}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8924123644828796},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.8653385043144226},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7567188739776611},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7268756628036499},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.6833779811859131},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.6288649439811707},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5665923953056335},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.5049920678138733},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.4548940062522888},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4461706876754761},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43934208154678345},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4168119430541992},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1435975432395935},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2013.6673098","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2013.6673098","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"East-West Design & Test Symposium (EWDTS 2013)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.46000000834465027,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W190356767","https://openalex.org/W2029655296","https://openalex.org/W2096132155"],"related_works":["https://openalex.org/W2110818533","https://openalex.org/W1917852300","https://openalex.org/W2139058049","https://openalex.org/W2376018793","https://openalex.org/W2548456620","https://openalex.org/W2911649771","https://openalex.org/W2148697719","https://openalex.org/W2384838054","https://openalex.org/W2370873755","https://openalex.org/W2389698729"],"abstract_inverted_index":{"Design":[0,30],"automation":[1],"tool":[2,44],"to":[3,9,61],"perform":[4],"conversion":[5],"of":[6,51],"FPGA":[7,22,52],"configuration":[8],"EDIF":[10,37],"and":[11,53],"VHDL":[12,39],"descriptions":[13],"is":[14,40,45],"proposed":[15,43],"in":[16,26,36],"this":[17],"paper.":[18],"From":[19],"a":[20,46,64,69],"Xilinx":[21],"Spartan3":[23],"bitstream":[24],"given":[25],"the":[27,34],"XDL":[28],"(Xilinx":[29],"Language)":[31],"format":[32],"file,":[33],"description":[35],"or":[38],"generated.":[41],"The":[42],"link":[47],"between":[48],"design":[49,67],"platforms":[50],"ASIC":[54,66],"has":[55],"made":[56],"it":[57],"easier":[58],"for":[59],"designers":[60],"test":[62],"out":[63],"complex":[65],"on":[68],"single":[70],"FPGA.":[71]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}