{"id":"https://openalex.org/W2003295533","doi":"https://doi.org/10.1109/ewdts.2013.6673083","title":"A probabilistic approach for counterexample generation to aid design debugging","display_name":"A probabilistic approach for counterexample generation to aid design debugging","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2003295533","doi":"https://doi.org/10.1109/ewdts.2013.6673083","mag":"2003295533"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2013.6673083","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2013.6673083","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"East-West Design & Test Symposium (EWDTS 2013)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032487759","display_name":"Payman Behnam","orcid":"https://orcid.org/0000-0002-3826-9123"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Payman Behnam","raw_affiliation_strings":["College of Engineering, University of Tehran, Tehran, Iran","[Sch. of Electr. & Comput. Eng., Univ. of Tehran, Tehran, Iran]"],"affiliations":[{"raw_affiliation_string":"College of Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"[Sch. of Electr. & Comput. Eng., Univ. of Tehran, Tehran, Iran]","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047739102","display_name":"Hossein Sabaghian-Bidgoli","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Hossein Sabaghian-Bidgoli","raw_affiliation_strings":["College of Engineering, University of Tehran, Tehran, Iran","[Sch. of Electr. & Comput. Eng., Univ. of Tehran, Tehran, Iran]"],"affiliations":[{"raw_affiliation_string":"College of Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"[Sch. of Electr. & Comput. Eng., Univ. of Tehran, Tehran, Iran]","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069623023","display_name":"Bijan Alizadeh","orcid":"https://orcid.org/0000-0003-4436-4597"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Bijan Alizadeh","raw_affiliation_strings":["College of Engineering, University of Tehran, Tehran, Iran","[Sch. of Electr. & Comput. Eng., Univ. of Tehran, Tehran, Iran]"],"affiliations":[{"raw_affiliation_string":"College of Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"[Sch. of Electr. & Comput. Eng., Univ. of Tehran, Tehran, Iran]","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091649191","display_name":"Kamyar Mohajerani","orcid":"https://orcid.org/0000-0003-1264-7197"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Kamyar Mohajerani","raw_affiliation_strings":["College of Engineering, University of Tehran, Tehran, Iran","[Sch. of Electr. & Comput. Eng., Univ. of Tehran, Tehran, Iran]"],"affiliations":[{"raw_affiliation_string":"College of Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"[Sch. of Electr. & Comput. Eng., Univ. of Tehran, Tehran, Iran]","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007933406","display_name":"Zainalabedin Navabi","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Zainalabedin Navabi","raw_affiliation_strings":["College of Engineering, University of Tehran, Tehran, Iran","[Sch. of Electr. & Comput. Eng., Univ. of Tehran, Tehran, Iran]"],"affiliations":[{"raw_affiliation_string":"College of Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"[Sch. of Electr. & Comput. Eng., Univ. of Tehran, Tehran, Iran]","institution_ids":["https://openalex.org/I23946033"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5032487759"],"corresponding_institution_ids":["https://openalex.org/I23946033"],"apc_list":null,"apc_paid":null,"fwci":0.3152,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.58387644,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/counterexample","display_name":"Counterexample","score":0.9549926519393921},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.9214006662368774},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.722957193851471},{"id":"https://openalex.org/keywords/probabilistic-logic","display_name":"Probabilistic logic","score":0.6667243838310242},{"id":"https://openalex.org/keywords/algorithmic-program-debugging","display_name":"Algorithmic program debugging","score":0.6006585359573364},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5975062847137451},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5167614817619324},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.43485429883003235},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4257190227508545},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.41359835863113403},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3307483196258545},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1492118537425995},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1445455551147461},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13186317682266235},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.07901063561439514}],"concepts":[{"id":"https://openalex.org/C162838799","wikidata":"https://www.wikidata.org/wiki/Q596077","display_name":"Counterexample","level":2,"score":0.9549926519393921},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.9214006662368774},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.722957193851471},{"id":"https://openalex.org/C49937458","wikidata":"https://www.wikidata.org/wiki/Q2599292","display_name":"Probabilistic logic","level":2,"score":0.6667243838310242},{"id":"https://openalex.org/C136388014","wikidata":"https://www.wikidata.org/wiki/Q17084976","display_name":"Algorithmic program debugging","level":3,"score":0.6006585359573364},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5975062847137451},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5167614817619324},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.43485429883003235},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4257190227508545},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.41359835863113403},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3307483196258545},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1492118537425995},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1445455551147461},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13186317682266235},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.07901063561439514},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2013.6673083","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2013.6673083","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"East-West Design & Test Symposium (EWDTS 2013)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1503456489","https://openalex.org/W1979903718","https://openalex.org/W2117368540","https://openalex.org/W2118098056","https://openalex.org/W2127735256","https://openalex.org/W2136039660","https://openalex.org/W2147971753","https://openalex.org/W2149400686","https://openalex.org/W2168368804","https://openalex.org/W2724603638","https://openalex.org/W4214733911","https://openalex.org/W4236067551"],"related_works":["https://openalex.org/W2396596882","https://openalex.org/W2098290990","https://openalex.org/W2119199043","https://openalex.org/W2801084903","https://openalex.org/W2377280071","https://openalex.org/W2375626968","https://openalex.org/W4242908235","https://openalex.org/W2060682672","https://openalex.org/W1520271518","https://openalex.org/W4320152591"],"abstract_inverted_index":{"In":[0,15],"today's":[1],"technology,":[2],"verification":[3],"and":[4,30,96],"debugging":[5,20],"have":[6],"become":[7],"important":[8],"phases":[9],"in":[10,36,40],"the":[11,18,59,76,88,100,108],"digital":[12],"design":[13],"process.":[14,91],"many":[16,46],"of":[17,61,102],"prevailing":[19],"methods,":[21],"counterexamples":[22,33,57,74],"play":[23],"an":[24],"immense":[25],"role.":[26],"Hence":[27],"generating":[28],"fewer":[29,73],"more":[31],"accurate":[32,68],"can":[34],"aid":[35],"detecting":[37],"additional":[38],"bugs":[39],"a":[41,66],"short":[42],"run":[43],"time.":[44],"Today":[45],"approaches":[47],"use":[48],"Automatic":[49],"Test":[50],"Pattern":[51],"Generation":[52],"(ATPG)":[53],"techniques":[54],"to":[55,71,86],"generate":[56,72],"for":[58,94],"purpose":[60],"debugging.":[62],"This":[63],"paper":[64],"presents":[65],"highly":[67],"probabilistic":[69],"method":[70,81,105],"at":[75],"gate":[77],"level.":[78],"The":[79],"proposed":[80,104],"uses":[82],"signal":[83],"probability":[84],"analysis":[85],"guide":[87],"counterexample":[89],"generation":[90],"Experimental":[92],"results":[93],"ISCAS85":[95],"ISCAS89":[97],"benchmarks":[98],"show":[99],"effectiveness":[101],"our":[103],"compared":[106],"with":[107],"existing":[109],"ATPG":[110],"approaches.":[111]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}