{"id":"https://openalex.org/W2099282297","doi":"https://doi.org/10.1109/ewdts.2011.6116601","title":"Automated test bench generation for high-level synthesis flow ABELITE","display_name":"Automated test bench generation for high-level synthesis flow ABELITE","publication_year":2011,"publication_date":"2011-09-01","ids":{"openalex":"https://openalex.org/W2099282297","doi":"https://doi.org/10.1109/ewdts.2011.6116601","mag":"2099282297"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2011.6116601","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2011.6116601","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047465287","display_name":"Taavi Viilukas","orcid":null},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Taavi Viilukas","raw_affiliation_strings":["Tallinn University of Technology, Estonia","Tallinn University of Technology , Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tallinn University of Technology, Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Tallinn University of Technology , Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059391257","display_name":"Maksim Jenihhin","orcid":"https://orcid.org/0000-0001-8165-9592"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Maksim Jenihhin","raw_affiliation_strings":["Tallinn University of Technology, Estonia","Tallinn University of Technology , Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tallinn University of Technology, Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Tallinn University of Technology , Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010286547","display_name":"Jaan Raik","orcid":"https://orcid.org/0000-0001-8113-020X"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Jaan Raik","raw_affiliation_strings":["Tallinn University of Technology, Estonia","Tallinn University of Technology , Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tallinn University of Technology, Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Tallinn University of Technology , Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010536057","display_name":"Raimund Ubar","orcid":"https://orcid.org/0000-0001-8186-4385"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Raimund Ubar","raw_affiliation_strings":["Tallinn University of Technology, Estonia","Tallinn University of Technology , Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tallinn University of Technology, Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Tallinn University of Technology , Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083574075","display_name":"Samary Baranov","orcid":null},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Samary Baranov","raw_affiliation_strings":["School of Engineering, Bar-llan University, Ramat-Gan, Israel","Bar\u2010Ilan University School of Engineering Ramat\u2010Gan Israel"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering, Bar-llan University, Ramat-Gan, Israel","institution_ids":["https://openalex.org/I13955877"]},{"raw_affiliation_string":"Bar\u2010Ilan University School of Engineering Ramat\u2010Gan Israel","institution_ids":["https://openalex.org/I13955877"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"13","last_page":"16"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/test-bench","display_name":"Test bench","score":0.7616003155708313},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7592165470123291},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.6751399040222168},{"id":"https://openalex.org/keywords/code-coverage","display_name":"Code coverage","score":0.5661134123802185},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.5435805320739746},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.5311376452445984},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4911949336528778},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4823974370956421},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4815147817134857},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4772327244281769},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.46721091866493225},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40138164162635803},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3959254026412964},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.34269076585769653},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.2166440188884735},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15279284119606018},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13252145051956177},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.0841747522354126}],"concepts":[{"id":"https://openalex.org/C2776266606","wikidata":"https://www.wikidata.org/wiki/Q476482","display_name":"Test bench","level":2,"score":0.7616003155708313},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7592165470123291},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.6751399040222168},{"id":"https://openalex.org/C53942775","wikidata":"https://www.wikidata.org/wiki/Q1211721","display_name":"Code coverage","level":3,"score":0.5661134123802185},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.5435805320739746},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.5311376452445984},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4911949336528778},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4823974370956421},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4815147817134857},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4772327244281769},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.46721091866493225},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40138164162635803},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3959254026412964},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.34269076585769653},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.2166440188884735},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15279284119606018},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13252145051956177},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0841747522354126},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2011.6116601","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2011.6116601","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4099999964237213}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1585013958","https://openalex.org/W1985439989","https://openalex.org/W2001084275","https://openalex.org/W2103667960","https://openalex.org/W2124537426","https://openalex.org/W6646425878"],"related_works":["https://openalex.org/W2269990635","https://openalex.org/W2543290882","https://openalex.org/W2535245920","https://openalex.org/W2295153704","https://openalex.org/W2614595036","https://openalex.org/W3013057549","https://openalex.org/W1980040075","https://openalex.org/W1490270176","https://openalex.org/W1604320855","https://openalex.org/W2029518208"],"abstract_inverted_index":{"The":[0,54,70],"paper":[1],"presents":[2],"an":[3],"approach":[4],"for":[5,63,68],"integration":[6],"of":[7,34,40,76],"automatic":[8],"test":[9,16,57],"bench":[10],"generation":[11],"based":[12],"on":[13],"a":[14,50],"hierarchical":[15],"pattern":[17],"generator":[18],"Decider":[19],"into":[20],"the":[21,27,41,77],"high-level":[22,28],"synthesis":[23,29],"flow":[24,30],"Abelite.":[25],"While":[26],"provides":[31],"fast":[32],"results":[33],"complex":[35],"systems":[36],"design,":[37],"functional":[38],"verification":[39],"design":[42],"including":[43],"initial":[44],"specification":[45],"has":[46],"remained":[47],"until":[48],"now":[49],"sophisticated":[51],"manual":[52],"process.":[53],"automatically":[55],"generated":[56],"benches":[58],"provide":[59],"high":[60],"code":[61],"coverage":[62],"simulation":[64],"and":[65,74],"are":[66],"readable":[67],"debug.":[69],"experiments":[71],"demonstrate":[72],"viability":[73],"efficiency":[75],"proposed":[78],"approach.":[79]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}