{"id":"https://openalex.org/W1967271816","doi":"https://doi.org/10.1109/ewdts.2011.6116430","title":"Synthesis of control unit with refined state encoding for CPLD devices","display_name":"Synthesis of control unit with refined state encoding for CPLD devices","publication_year":2011,"publication_date":"2011-09-01","ids":{"openalex":"https://openalex.org/W1967271816","doi":"https://doi.org/10.1109/ewdts.2011.6116430","mag":"1967271816"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2011.6116430","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2011.6116430","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113854921","display_name":"\u0410. \u0410. \u0411\u0430\u0440\u043a\u0430\u043b\u043e\u0432","orcid":null},"institutions":[{"id":"https://openalex.org/I46305939","display_name":"University of Zielona G\u00f3ra","ror":"https://ror.org/04fzm7v55","country_code":"PL","type":"education","lineage":["https://openalex.org/I46305939"]}],"countries":["PL"],"is_corresponding":true,"raw_author_name":"Aleksander Barkalov","raw_affiliation_strings":["Institute of Electrical Engineering, University of Zielona Gora, Zielona Gora, Poland","Institute of Electrical Engineering, University of Zielona Gora, Licealna 9, Poland#TAB#"],"affiliations":[{"raw_affiliation_string":"Institute of Electrical Engineering, University of Zielona Gora, Zielona Gora, Poland","institution_ids":["https://openalex.org/I46305939"]},{"raw_affiliation_string":"Institute of Electrical Engineering, University of Zielona Gora, Licealna 9, Poland#TAB#","institution_ids":["https://openalex.org/I46305939"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079123162","display_name":"Larysa Titarenko","orcid":"https://orcid.org/0000-0001-9558-3322"},"institutions":[{"id":"https://openalex.org/I46305939","display_name":"University of Zielona G\u00f3ra","ror":"https://ror.org/04fzm7v55","country_code":"PL","type":"education","lineage":["https://openalex.org/I46305939"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Larysa Titarenko","raw_affiliation_strings":["Institute of Electrical Engineering, University of Zielona Gora, Zielona Gora, Poland","Institute of Electrical Engineering, University of Zielona Gora, Licealna 9, Poland#TAB#"],"affiliations":[{"raw_affiliation_string":"Institute of Electrical Engineering, University of Zielona Gora, Zielona Gora, Poland","institution_ids":["https://openalex.org/I46305939"]},{"raw_affiliation_string":"Institute of Electrical Engineering, University of Zielona Gora, Licealna 9, Poland#TAB#","institution_ids":["https://openalex.org/I46305939"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085989076","display_name":"S\u0142awomir Chmielewski","orcid":"https://orcid.org/0000-0001-9671-2800"},"institutions":[{"id":"https://openalex.org/I46305939","display_name":"University of Zielona G\u00f3ra","ror":"https://ror.org/04fzm7v55","country_code":"PL","type":"education","lineage":["https://openalex.org/I46305939"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Slawomir Chmielewski","raw_affiliation_strings":["Institute of Electrical Engineering, University of Zielona Gora, Zielona Gora, Poland","Institute of Electrical Engineering, University of Zielona Gora, Licealna 9, Poland#TAB#"],"affiliations":[{"raw_affiliation_string":"Institute of Electrical Engineering, University of Zielona Gora, Zielona Gora, Poland","institution_ids":["https://openalex.org/I46305939"]},{"raw_affiliation_string":"Institute of Electrical Engineering, University of Zielona Gora, Licealna 9, Poland#TAB#","institution_ids":["https://openalex.org/I46305939"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5113854921"],"corresponding_institution_ids":["https://openalex.org/I46305939"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07066566,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"60","last_page":"65"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13935","display_name":"Mathematical Control Systems and Analysis","score":0.26919999718666077,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13935","display_name":"Mathematical Control Systems and Analysis","score":0.26919999718666077,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.0681999996304512,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/complex-programmable-logic-device","display_name":"Complex programmable logic device","score":0.7438374757766724},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.7158204913139343},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7141711711883545},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.6444519758224487},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.597034215927124},{"id":"https://openalex.org/keywords/control-unit","display_name":"Control unit","score":0.4893454909324646},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42577987909317017},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4071658253669739},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35943353176116943},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.31613874435424805}],"concepts":[{"id":"https://openalex.org/C128315158","wikidata":"https://www.wikidata.org/wiki/Q1063858","display_name":"Complex programmable logic device","level":2,"score":0.7438374757766724},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.7158204913139343},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7141711711883545},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.6444519758224487},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.597034215927124},{"id":"https://openalex.org/C81988521","wikidata":"https://www.wikidata.org/wiki/Q676838","display_name":"Control unit","level":2,"score":0.4893454909324646},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42577987909317017},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4071658253669739},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35943353176116943},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.31613874435424805},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2011.6116430","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2011.6116430","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W251131796","https://openalex.org/W1527133664","https://openalex.org/W1704440991","https://openalex.org/W1975029631","https://openalex.org/W2021809750","https://openalex.org/W2129183345","https://openalex.org/W2165029601"],"related_works":["https://openalex.org/W2352438177","https://openalex.org/W4243709749","https://openalex.org/W2362119665","https://openalex.org/W2155190406","https://openalex.org/W2359115103","https://openalex.org/W2355562115","https://openalex.org/W2365044363","https://openalex.org/W2357012973","https://openalex.org/W2374839035","https://openalex.org/W2387299427"],"abstract_inverted_index":{"The":[0,72,96],"method":[1,73,115],"of":[2,7,13,21,27,32,43,55,67,79,85,88,93,107,113,124],"decrease":[3,62,101,106],"in":[4,10,65],"the":[5,50,68,86,102,122],"number":[6,54],"PAL":[8,44,56],"macrocells":[9,45],"logic":[11],"circuit":[12],"Moore":[14,22],"finite-state-machine":[15],"(FSM)":[16],"is":[17,74,117],"proposed.":[18],"Some":[19],"peculiarities":[20],"FSM":[23],"such":[24],"as":[25,37,39,119,121],"existence":[26],"pseudoequivalent":[28,89],"states":[29,36,90],"and":[30,83],"dependence":[31],"output":[33],"functions":[34],"on":[35,76],"well":[38,120],"a":[40],"wide":[41],"fan-in":[42],"are":[46],"used":[47],"to":[48,100],"optimize":[49],"hardware":[51,60,103],"amount":[52,61,104],"(the":[53],"macrocells).":[57],"It":[58],"allows":[59],"without":[63,105],"decreasing":[64],"performance":[66],"controlled":[69],"digital":[70,108],"system.":[71],"based":[75],"simultaneous":[77],"application":[78,116],"optimal":[80],"state":[81],"assignment":[82],"transformation":[84],"codes":[87,92],"into":[91],"their":[94],"classes.":[95],"proposed":[97,114],"approach":[98],"permits":[99],"system":[109],"performance.":[110],"An":[111],"example":[112],"given,":[118],"results":[123],"its":[125],"investigation.":[126]},"counts_by_year":[],"updated_date":"2026-03-03T08:47:05.690250","created_date":"2025-10-10T00:00:00"}