{"id":"https://openalex.org/W2091117422","doi":"https://doi.org/10.1109/ewdts.2011.6116424","title":"Efficient selective compaction and un-compaction of inconsequential logical design units in the schematic representation of a design","display_name":"Efficient selective compaction and un-compaction of inconsequential logical design units in the schematic representation of a design","publication_year":2011,"publication_date":"2011-09-01","ids":{"openalex":"https://openalex.org/W2091117422","doi":"https://doi.org/10.1109/ewdts.2011.6116424","mag":"2091117422"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2011.6116424","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2011.6116424","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001934129","display_name":"Tarun Kumar Goyal","orcid":"https://orcid.org/0000-0001-9050-1594"},"institutions":[{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]}],"countries":["HU"],"is_corresponding":true,"raw_author_name":"Tarun Kumar Goyal","raw_affiliation_strings":["Mentor Graphics, India","Mentor Graphics (India)#TAB#"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics, India","institution_ids":[]},{"raw_affiliation_string":"Mentor Graphics (India)#TAB#","institution_ids":["https://openalex.org/I105695857"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102256962","display_name":"Amarpal Singh","orcid":null},"institutions":[{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]}],"countries":["HU"],"is_corresponding":false,"raw_author_name":"Amarpal Singh","raw_affiliation_strings":["Mentor Graphics, India","Mentor Graphics (India)#TAB#"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics, India","institution_ids":[]},{"raw_affiliation_string":"Mentor Graphics (India)#TAB#","institution_ids":["https://openalex.org/I105695857"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101953854","display_name":"Rahul Aggarwal","orcid":"https://orcid.org/0009-0001-3727-6065"},"institutions":[{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]}],"countries":["HU"],"is_corresponding":false,"raw_author_name":"Rahul Aggarwal","raw_affiliation_strings":["Mentor Graphics, India","Mentor Graphics (India)#TAB#"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics, India","institution_ids":[]},{"raw_affiliation_string":"Mentor Graphics (India)#TAB#","institution_ids":["https://openalex.org/I105695857"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5001934129"],"corresponding_institution_ids":["https://openalex.org/I105695857"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1326825,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"49","issue":null,"first_page":"106","last_page":"112"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.8386378288269043},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7569987773895264},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6239843368530273},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.47921186685562134},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.4427659213542938},{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.43660351634025574},{"id":"https://openalex.org/keywords/engineering-design-process","display_name":"Engineering design process","score":0.42530661821365356},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.24405339360237122},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21161609888076782},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.156732976436615}],"concepts":[{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.8386378288269043},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7569987773895264},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6239843368530273},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.47921186685562134},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.4427659213542938},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.43660351634025574},{"id":"https://openalex.org/C34972735","wikidata":"https://www.wikidata.org/wiki/Q2920267","display_name":"Engineering design process","level":2,"score":0.42530661821365356},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.24405339360237122},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21161609888076782},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.156732976436615},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C94625758","wikidata":"https://www.wikidata.org/wiki/Q7163","display_name":"Politics","level":2,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2011.6116424","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2011.6116424","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 9th East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W157396061","https://openalex.org/W1554885925","https://openalex.org/W1583437159","https://openalex.org/W1777852485","https://openalex.org/W2052500981","https://openalex.org/W2089896087","https://openalex.org/W2114489553","https://openalex.org/W2121126865","https://openalex.org/W2161891148","https://openalex.org/W2171177233","https://openalex.org/W4302458519"],"related_works":["https://openalex.org/W3154683910","https://openalex.org/W1846734616","https://openalex.org/W2359532622","https://openalex.org/W3134543635","https://openalex.org/W2921318524","https://openalex.org/W2377571686","https://openalex.org/W4380988671","https://openalex.org/W1925657225","https://openalex.org/W2288239609","https://openalex.org/W2072518676"],"abstract_inverted_index":{"Design":[0],"for":[1],"Test":[2],"(DFT)":[3],"introduces":[4],"certain":[5],"elements":[6,53],"such":[7,70],"as":[8,58,71],"buffers,":[9],"inverter-pairs":[10],"etc,":[11],"though":[12],"inconsequential,":[13],"are":[14,54],"integral":[15],"part":[16],"of":[17],"a":[18,24,33,88,97,102],"digital":[19],"design.":[20],"However,":[21],"while":[22],"debugging":[23,68,120],"circuit":[25],"schematically,":[26],"they":[27,59],"waste":[28],"precious":[29],"real":[30],"estate":[31],"when":[32,87],"designer":[34,103],"is":[35,48,90],"mostly":[36],"interested":[37],"in":[38,65,112],"the":[39,44,66,83,113,118],"logical":[40],"design":[41,89,108,114],"elements.":[42],"At":[43],"same":[45],"time,":[46],"it":[47],"important":[49,63],"that":[50,76,100],"these":[51],"inconsequential":[52,107],"not":[55],"discarded":[56],"altogether":[57],"could":[60],"play":[61],"an":[62],"role":[64],"DFT":[67],"process":[69],"buffer":[72],"at":[73],"pin":[74],"output":[75],"fans":[77],"out":[78],"to":[79,104],"multiple":[80],"gates":[81],"preserving":[82],"pin's":[84],"hierarchical":[85],"information":[86],"flattened":[91],"into":[92],"primitives.":[93],"This":[94],"paper":[95],"presents":[96],"novel":[98],"approach":[99],"allows":[101],"efficiently":[105],"compact/un-compact":[106],"components":[109],"both":[110],"completely/selectively":[111],"schematic,":[115],"thus":[116],"aiding":[117],"structural":[119],"process.":[121]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}