{"id":"https://openalex.org/W2138454200","doi":"https://doi.org/10.1109/ewdts.2010.5742135","title":"Advanced modeling of faults in Reversible circuits","display_name":"Advanced modeling of faults in Reversible circuits","publication_year":2010,"publication_date":"2010-09-01","ids":{"openalex":"https://openalex.org/W2138454200","doi":"https://doi.org/10.1109/ewdts.2010.5742135","mag":"2138454200"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2010.5742135","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2010.5742135","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027416202","display_name":"Ilia Polian","orcid":"https://orcid.org/0000-0002-6563-2725"},"institutions":[{"id":"https://openalex.org/I186354981","display_name":"University of Passau","ror":"https://ror.org/05ydjnb78","country_code":"DE","type":"education","lineage":["https://openalex.org/I186354981"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ilia Polian","raw_affiliation_strings":["Department of Informatics and Mathematics, University of Passau, Passau, Germany","Department of Informatics and Mathematics, University of Passau, Innstr. 43, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Informatics and Mathematics, University of Passau, Passau, Germany","institution_ids":["https://openalex.org/I186354981"]},{"raw_affiliation_string":"Department of Informatics and Mathematics, University of Passau, Innstr. 43, Germany","institution_ids":["https://openalex.org/I186354981"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101995490","display_name":"John P. Hayes","orcid":"https://orcid.org/0000-0002-4747-492X"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John P. Hayes","raw_affiliation_strings":["Advanced Computer Architecture Laboratory, University of Michigan, Ann Arbor, MI, USA","Advanced Computer Architecture Laboratory, University of Michigan, Ann Arbor, 48109 USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Computer Architecture Laboratory, University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Advanced Computer Architecture Laboratory, University of Michigan, Ann Arbor, 48109 USA","institution_ids":["https://openalex.org/I27837315"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"376","last_page":"381"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6778406500816345},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6638215184211731},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.6415036916732788},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.607170581817627},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5293353796005249},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5180237889289856},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4830499291419983},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4780586063861847},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.45210617780685425},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4337179660797119},{"id":"https://openalex.org/keywords/fault-simulator","display_name":"Fault Simulator","score":0.42053312063217163},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3501821756362915},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32243889570236206},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.30311644077301025},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.2669574022293091},{"id":"https://openalex.org/keywords/stuck-at-fault","display_name":"Stuck-at fault","score":0.2512546181678772},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.221701979637146},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1798515021800995},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10320678353309631},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09991675615310669},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09957578778266907}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6778406500816345},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6638215184211731},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.6415036916732788},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.607170581817627},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5293353796005249},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5180237889289856},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4830499291419983},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4780586063861847},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.45210617780685425},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4337179660797119},{"id":"https://openalex.org/C2776365744","wikidata":"https://www.wikidata.org/wiki/Q5438149","display_name":"Fault Simulator","level":5,"score":0.42053312063217163},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3501821756362915},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32243889570236206},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.30311644077301025},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.2669574022293091},{"id":"https://openalex.org/C13625343","wikidata":"https://www.wikidata.org/wiki/Q7627418","display_name":"Stuck-at fault","level":4,"score":0.2512546181678772},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.221701979637146},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1798515021800995},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10320678353309631},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09991675615310669},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09957578778266907},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2010.5742135","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2010.5742135","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320308269","display_name":"Alexander von Humboldt-Stiftung","ror":"https://ror.org/012kf4317"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W231231925","https://openalex.org/W1494984761","https://openalex.org/W1631356911","https://openalex.org/W1979903718","https://openalex.org/W1995218598","https://openalex.org/W1996360405","https://openalex.org/W2049708442","https://openalex.org/W2063781796","https://openalex.org/W2067763535","https://openalex.org/W2068967633","https://openalex.org/W2101563581","https://openalex.org/W2102008187","https://openalex.org/W2105259569","https://openalex.org/W2106215532","https://openalex.org/W2117075286","https://openalex.org/W2119365910","https://openalex.org/W2122701426","https://openalex.org/W2132833274","https://openalex.org/W2134239377","https://openalex.org/W2146532505","https://openalex.org/W2147198170","https://openalex.org/W2159226773","https://openalex.org/W2159791466","https://openalex.org/W2596801109","https://openalex.org/W2764347725","https://openalex.org/W4232836212","https://openalex.org/W4233798822","https://openalex.org/W6679782700","https://openalex.org/W6770759485"],"related_works":["https://openalex.org/W1579528621","https://openalex.org/W2141620082","https://openalex.org/W2140497172","https://openalex.org/W2168652618","https://openalex.org/W2127247647","https://openalex.org/W2539872714","https://openalex.org/W4253743993","https://openalex.org/W2157154381","https://openalex.org/W1995481531","https://openalex.org/W1974621628"],"abstract_inverted_index":{"This":[0],"survey":[1],"provides":[2],"an":[3],"overview":[4],"of":[5,15,22],"some":[6],"recent":[7],"developments":[8],"in":[9,24,28],"the":[10,34,69],"testing":[11],"and":[12,27,36,46,61,75],"design":[13,26,62],"validation":[14],"reversible":[16,73],"logic":[17],"circuits":[18,20,45,74],"Reversible":[19],"are":[21],"interest":[23],"ultra-low-power":[25],"quantum":[29,76],"information":[30],"processing.":[31],"We":[32,50,64],"describe":[33],"fault":[35],"error":[37],"models":[38],"that":[39],"have":[40],"been":[41],"proposed":[42],"for":[43,54],"these":[44],"summarize":[47],"their":[48],"properties.":[49],"also":[51],"discuss":[52],"algorithms":[53],"automatic":[55],"test":[56],"pattern":[57],"generation,":[58],"design-for-testability":[59],"techniques,":[60],"debugging.":[63],"conclude":[65],"by":[66],"briefly":[67],"examining":[68],"relationship":[70],"between":[71],"classical":[72],"circuits.":[77]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}