{"id":"https://openalex.org/W2133819607","doi":"https://doi.org/10.1109/ewdts.2010.5742119","title":"On selection of state variables for delay test of identical functional units","display_name":"On selection of state variables for delay test of identical functional units","publication_year":2010,"publication_date":"2010-09-01","ids":{"openalex":"https://openalex.org/W2133819607","doi":"https://doi.org/10.1109/ewdts.2010.5742119","mag":"2133819607"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2010.5742119","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2010.5742119","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064314024","display_name":"Aditi Kajala","orcid":"https://orcid.org/0000-0001-8281-7986"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Aditi Kajala","raw_affiliation_strings":["Government College of Engineering, Bikaner, Rajasthan, India","Govt. Engineering College, Bikaner (Rajasthan) India#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Government College of Engineering, Bikaner, Rajasthan, India","institution_ids":[]},{"raw_affiliation_string":"Govt. Engineering College, Bikaner (Rajasthan) India#TAB#","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007110629","display_name":"Sinsinwar Gayaprasad","orcid":null},"institutions":[{"id":"https://openalex.org/I72563045","display_name":"Mody University of Science and Technology","ror":"https://ror.org/00kxafy15","country_code":"IN","type":"education","lineage":["https://openalex.org/I72563045"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Gayaprasad Sinsinwar","raw_affiliation_strings":["Mody Institute of Technology and Science, Laxmangarh, Rajasthan, India","Mody Institute of Technology and Science, Laxmangarh (Rajasthan), India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mody Institute of Technology and Science, Laxmangarh, Rajasthan, India","institution_ids":["https://openalex.org/I72563045"]},{"raw_affiliation_string":"Mody Institute of Technology and Science, Laxmangarh (Rajasthan), India","institution_ids":["https://openalex.org/I72563045"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053220974","display_name":"Rahul Raj Choudhary","orcid":null},"institutions":[{"id":"https://openalex.org/I72563045","display_name":"Mody University of Science and Technology","ror":"https://ror.org/00kxafy15","country_code":"IN","type":"education","lineage":["https://openalex.org/I72563045"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rahul Raj Choudhary","raw_affiliation_strings":["Mody Institute of Technology and Science, Laxmangarh, Rajasthan, India","Mody Institute of Technology and Science, Laxmangarh (Rajasthan), India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mody Institute of Technology and Science, Laxmangarh, Rajasthan, India","institution_ids":["https://openalex.org/I72563045"]},{"raw_affiliation_string":"Mody Institute of Technology and Science, Laxmangarh (Rajasthan), India","institution_ids":["https://openalex.org/I72563045"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018584319","display_name":"Jaynarayan Tudu","orcid":"https://orcid.org/0000-0002-0329-3190"},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Jaynarayan Tudu","raw_affiliation_strings":["Indian Institute of Science, Bangalore, India","Indian Inst. of Science, Bangalore  India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Science, Bangalore, India","institution_ids":["https://openalex.org/I59270414"]},{"raw_affiliation_string":"Indian Inst. of Science, Bangalore  India","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073587430","display_name":"Virendra Singh","orcid":"https://orcid.org/0000-0002-7035-7844"},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Virendra Singh","raw_affiliation_strings":["Indian Institute of Science, Bangalore, India","Indian Inst. of Science, Bangalore  India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Science, Bangalore, India","institution_ids":["https://openalex.org/I59270414"]},{"raw_affiliation_string":"Indian Inst. of Science, Bangalore  India","institution_ids":["https://openalex.org/I59270414"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"22","issue":null,"first_page":"200","last_page":"203"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/selection","display_name":"Selection (genetic algorithm)","score":0.7392970323562622},{"id":"https://openalex.org/keywords/sequence","display_name":"Sequence (biology)","score":0.7228360176086426},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6319869756698608},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.5607687830924988},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5562649369239807},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5011153221130371},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.49674564599990845},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4651753604412079},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.43862152099609375},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.42272546887397766},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.28938955068588257},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.26258140802383423},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.17023974657058716},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12746509909629822},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10093531012535095}],"concepts":[{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.7392970323562622},{"id":"https://openalex.org/C2778112365","wikidata":"https://www.wikidata.org/wiki/Q3511065","display_name":"Sequence (biology)","level":2,"score":0.7228360176086426},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6319869756698608},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.5607687830924988},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5562649369239807},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5011153221130371},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.49674564599990845},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4651753604412079},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.43862152099609375},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.42272546887397766},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.28938955068588257},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.26258140802383423},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.17023974657058716},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12746509909629822},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10093531012535095},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2010.5742119","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2010.5742119","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1494166260","https://openalex.org/W1522212816","https://openalex.org/W1531696936","https://openalex.org/W1542000150","https://openalex.org/W1555407400","https://openalex.org/W1564266201","https://openalex.org/W1998507428","https://openalex.org/W2007056124","https://openalex.org/W2101030753","https://openalex.org/W2102151108","https://openalex.org/W2102488932","https://openalex.org/W2103574088","https://openalex.org/W2152724929","https://openalex.org/W2158923166","https://openalex.org/W6683189052"],"related_works":["https://openalex.org/W1979635423","https://openalex.org/W2796700253","https://openalex.org/W1573403964","https://openalex.org/W1483146663","https://openalex.org/W2354120711","https://openalex.org/W2067456700","https://openalex.org/W1970410908","https://openalex.org/W2782719366","https://openalex.org/W1518382973","https://openalex.org/W2013484291"],"abstract_inverted_index":{"Multiple":[0],"copies":[1],"of":[2,23,26,62],"the":[3,27,63],"same":[4],"functional":[5],"units":[6],"are":[7],"common":[8],"in":[9],"today's":[10],"design.":[11],"It":[12],"allows":[13,56],"us":[14,57],"to":[15,36,58],"reduce":[16],"golden":[17],"reference":[18],"storage":[19],"by":[20],"performing":[21],"comparison":[22,42],"output":[24,40],"response":[25,41],"identical":[28,31,45],"circuits":[29,47],"when":[30],"input":[32,64],"sequence":[33],"is":[34],"applied":[35],"them.":[37],"We":[38],"present":[39],"scheme":[43],"for":[44,48],"sequential":[46],"delay":[49],"test":[50],"using":[51],"static":[52],"transition":[53],"probability.":[54],"This":[55],"make":[59],"selection":[60],"independent":[61],"sequence.":[65]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}