{"id":"https://openalex.org/W2126183865","doi":"https://doi.org/10.1109/ewdts.2010.5742103","title":"FREP: A soft error resilient pipelined RISC architecture","display_name":"FREP: A soft error resilient pipelined RISC architecture","publication_year":2010,"publication_date":"2010-09-01","ids":{"openalex":"https://openalex.org/W2126183865","doi":"https://doi.org/10.1109/ewdts.2010.5742103","mag":"2126183865"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2010.5742103","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2010.5742103","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043073640","display_name":"Viney Kumar","orcid":null},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Viney Kumar","raw_affiliation_strings":["Centre for Electronic Design and Technology, Indian Institute of Science, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Centre for Electronic Design and Technology, Indian Institute of Science, Bangalore, India","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053220974","display_name":"Rahul Raj Choudhary","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Rahul Raj Choudhary","raw_affiliation_strings":["Electronics and Instrumentation Dept, Government College of Engineering, Bikaner, India","Electronics and Instrumentation Dept., Government Engineering College, Bikaner, India"],"affiliations":[{"raw_affiliation_string":"Electronics and Instrumentation Dept, Government College of Engineering, Bikaner, India","institution_ids":[]},{"raw_affiliation_string":"Electronics and Instrumentation Dept., Government Engineering College, Bikaner, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073587430","display_name":"Virendra Singh","orcid":"https://orcid.org/0000-0002-7035-7844"},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Virendra Singh","raw_affiliation_strings":["Supercomputer Education and Research Centre, Indian Institute of Science, Bangalore, India","Supercomputer Education and Research Centre, Indian Institute of Science,Bangalore,India"],"affiliations":[{"raw_affiliation_string":"Supercomputer Education and Research Centre, Indian Institute of Science, Bangalore, India","institution_ids":["https://openalex.org/I59270414"]},{"raw_affiliation_string":"Supercomputer Education and Research Centre, Indian Institute of Science,Bangalore,India","institution_ids":["https://openalex.org/I59270414"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5043073640"],"corresponding_institution_ids":["https://openalex.org/I59270414"],"apc_list":null,"apc_paid":null,"fwci":0.2939,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.65869786,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"330","last_page":"333"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8518378734588623},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6723453402519226},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6521964073181152},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6260908842086792},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.6093305349349976},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5496118068695068},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5452774167060852},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.5042420625686646},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.4857688248157501},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4601588249206543},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4509923756122589},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.22861450910568237},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.06844213604927063}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8518378734588623},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6723453402519226},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6521964073181152},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6260908842086792},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.6093305349349976},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5496118068695068},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5452774167060852},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.5042420625686646},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.4857688248157501},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4601588249206543},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4509923756122589},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22861450910568237},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.06844213604927063},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ewdts.2010.5742103","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2010.5742103","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},{"id":"pmh:oai:eprints.iisc.ac.in:41272","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4377196309","display_name":"NOT FOUND REPOSITORY (Indian Institute of Science Bangalore)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I59270414","host_organization_name":"Indian Institute of Science Bangalore","host_organization_lineage":["https://openalex.org/I59270414"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"Conference Paper"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4099999964237213,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1864485850","https://openalex.org/W2079427175","https://openalex.org/W2115081151","https://openalex.org/W2119299082","https://openalex.org/W2124098950","https://openalex.org/W2128969704","https://openalex.org/W2159648216","https://openalex.org/W2166092240","https://openalex.org/W2172063078","https://openalex.org/W6678285850","https://openalex.org/W6679117429"],"related_works":["https://openalex.org/W2153096481","https://openalex.org/W2148616436","https://openalex.org/W2102525122","https://openalex.org/W4245282135","https://openalex.org/W4306316843","https://openalex.org/W2130594209","https://openalex.org/W2036953450","https://openalex.org/W4300955944","https://openalex.org/W2170004886","https://openalex.org/W2108317625"],"abstract_inverted_index":{"Soft":[0],"error":[1],"has":[2],"become":[3],"one":[4],"of":[5,9,20,46,75],"the":[6,12,58],"major":[7],"areas":[8],"attention":[10],"with":[11,27,71],"device":[13],"scaling":[14],"and":[15,34,77],"large":[16],"scale":[17],"integration.":[18],"Lot":[19],"variants":[21],"for":[22],"superscalar":[23],"architecture":[24,70],"were":[25],"proposed":[26,41,50],"focus":[28],"on":[29],"program":[30],"re-execution,":[31],"thread":[32],"re-execution":[33],"instruction":[35],"re-execution.":[36],"In":[37],"this":[38],"paper":[39],"we":[40],"a":[42,72],"fault":[43],"tolerant":[44],"micro-architecture":[45],"pipelined":[47],"RISC.":[48],"The":[49,64],"architecture,":[51],"Floating":[52],"Resources":[53],"Extended":[54],"pipeline":[55,62],"(FREP),":[56],"re-executes":[57],"instructions":[59,65],"using":[60],"extended":[61],"stages.":[63],"are":[66],"re-executed":[67],"by":[68],"hybrid":[69],"suitable":[73],"combination":[74],"space":[76],"time":[78],"redundancy.":[79]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}